# Is Parallel Programming Hard, And, If So, What Can You Do About It?

Edited by:

Paul E. McKenney Linux Technology Center IBM Beaverton paulmck@linux.vnet.ibm.com

November 22, 2017

# **Legal Statement**

This work represents the views of the editor and the authors and does not necessarily represent the view of their respective employers.

#### Trademarks:

- IBM, z Systems, and PowerPC are trademarks or registered trademarks of International Business Machines Corporation in the United States, other countries, or both
- Linux is a registered trademark of Linus Torvalds.
- i386 is a trademark of Intel Corporation or its subsidiaries in the United States, other countries, or both.
- Other company, product, and service names may be trademarks or service marks of such companies.

The non-source-code text and images in this document are provided under the terms of the Creative Commons Attribution-Share Alike 3.0 United States license. In brief, you may use the contents of this document for any purpose, personal, commercial, or otherwise, so long as attribution to the authors is maintained. Likewise, the document may be modified, and derivative works and translations made available, so long as such modifications and derivations are offered to the public on equal terms as the non-source-code text and images in the original document.

Source code is covered by various versions of the GPL.<sup>2</sup> Some of this code is GPLv2-only, as it derives from the Linux kernel, while other code is GPLv2-or-later. See the comment headers of the individual source files within the CodeSamples directory in the git archive<sup>3</sup> for the exact licenses. If you are unsure of the license for a given code fragment, you should assume GPLv2-only.

Combined work © 2005-2017 by Paul E. McKenney.

http://creativecommons.org/licenses/by-sa/3.0/us/

<sup>&</sup>lt;sup>2</sup> http://www.gnu.org/licenses/gpl-2.0.html

<sup>3</sup> git://git.kernel.org/pub/scm/linux/kernel/git/paulmck/perfbook.git

# **Contents**

1	How	To Use	e This Book	1
	1.1	Roadn	nap	1
	1.2	Quick	Quizzes	2
	1.3	Altern	atives to This Book	2
	1.4	Sampl	e Source Code	3
	1.5	Whose	e Book Is This?	3
2	Intr	oductio	n	7
	2.1	Histor	ic Parallel Programming Difficulties	7
	2.2		el Programming Goals	8
		2.2.1	Performance	8
		2.2.2	Productivity	9
		2.2.3		10
	2.3	Altern		12
		2.3.1		12
		2.3.2		12
		2.3.3		12
	2.4	What I		13
		2.4.1	· ·	14
		2.4.2		14
		2.4.3		14
		2.4.4		15
		2.4.5		15
		2.4.6	How Do Languages and Environments Assist With These Tasks?	15
	2.5	Discus	• •	15
3	Har	dware a	and its Habits	17
	3.1	Overv		17
		3.1.1		17
		3.1.2	1	18
		3.1.3		19
		3.1.4	1	19
		3.1.5		19
		3.1.6		20
	3.2		, .	21
		3.2.1		21
		3.2.2		22
		3.2.3		22
			=	

iv CONTENTS

	3.3	Hardw	vare Free Lunch?	23
		3.3.1	3D Integration	24
		3.3.2	Novel Materials and Processes	24
		3.3.3	Light, Not Electrons	24
		3.3.4	Special-Purpose Accelerators	24
		3.3.5	Existing Parallel Software	25
	3.4	Softwa	are Design Implications	25
4	Tool	ls of the	Trade	27
	4.1	Scripti	ing Languages	2
	4.2	POSIX	Multiprocessing	28
		4.2.1	POSIX Process Creation and Destruction	28
		4.2.2	POSIX Thread Creation and Destruction	29
		4.2.3	POSIX Locking	29
		4.2.4	POSIX Reader-Writer Locking	3
		4.2.5	Atomic Operations (GCC Classic)	33
		4.2.6	Atomic Operations (C11)	34
		4.2.7	Per-Thread Variables	34
	4.3	Altern	atives to POSIX Operations	34
		4.3.1	Organization and Initialization	34
		4.3.2	Thread Creation, Destruction, and Control	35
		4.3.3	Locking	36
		4.3.4	Atomic Operations	3
		4.3.5	Per-CPU Variables	3
		4.3.6	Performance	38
	4.4	The R	ight Tool for the Job: How to Choose?	38
5	Cou	nting		39
	5.1	Why I	sn't Concurrent Counting Trivial?	4(
	5.2	Statist	ical Countage	4
		D tutio	ical Counters	
		5.2.1	Design	4
			Design	4.
		5.2.1 5.2.2 5.2.3	Design	42 42
		5.2.1 5.2.2	Design	4.
		5.2.1 5.2.2 5.2.3 5.2.4 5.2.5	Design Array-Based Implementation	42 42
	5.3	5.2.1 5.2.2 5.2.3 5.2.4 5.2.5	Design Array-Based Implementation	42 42 43
	5.3	5.2.1 5.2.2 5.2.3 5.2.4 5.2.5	Design Array-Based Implementation	41 42 43 44
	5.3	5.2.1 5.2.2 5.2.3 5.2.4 5.2.5 Appro	Design Array-Based Implementation	42 42 43 44 44
	5.3	5.2.1 5.2.2 5.2.3 5.2.4 5.2.5 Appro 5.3.1	Design Array-Based Implementation	41 42 43 44 44 44
	5.3	5.2.1 5.2.2 5.2.3 5.2.4 5.2.5 Appro 5.3.1 5.3.2	Design Array-Based Implementation	4: 4: 4: 4: 4: 4: 4: 4:
	5.3	5.2.1 5.2.2 5.2.3 5.2.4 5.2.5 Appro 5.3.1 5.3.2 5.3.3	Design Array-Based Implementation Eventually Consistent Implementation Per-Thread-Variable-Based Implementation Discussion ximate Limit Counters Design Simple Limit Counter Implementation Simple Limit Counter Discussion	41 42 43 44 44 45 45
	5.3	5.2.1 5.2.2 5.2.3 5.2.4 5.2.5 Appro 5.3.1 5.3.2 5.3.3 5.3.4 5.3.5	Design Array-Based Implementation Eventually Consistent Implementation Per-Thread-Variable-Based Implementation Discussion ximate Limit Counters Design Simple Limit Counter Implementation Simple Limit Counter Discussion Approximate Limit Counter Implementation	41 42 43 44 44 45 49 49
		5.2.1 5.2.2 5.2.3 5.2.4 5.2.5 Appro 5.3.1 5.3.2 5.3.3 5.3.4 5.3.5	Design Array-Based Implementation Eventually Consistent Implementation Per-Thread-Variable-Based Implementation Discussion ximate Limit Counters Design Simple Limit Counter Implementation Simple Limit Counter Discussion Approximate Limit Counter Implementation Approximate Limit Counter Discussion	4: 4: 4: 4: 4: 4: 4: 4: 4: 5: 5:
		5.2.1 5.2.2 5.2.3 5.2.4 5.2.5 Appro 5.3.1 5.3.2 5.3.3 5.3.4 5.3.5 Exact	Design Array-Based Implementation Eventually Consistent Implementation Per-Thread-Variable-Based Implementation Discussion ximate Limit Counters Design Simple Limit Counter Implementation Simple Limit Counter Discussion Approximate Limit Counter Implementation Approximate Limit Counter Discussion Limit Counters	41 42 43 44 45 49 49 50 50
		5.2.1 5.2.2 5.2.3 5.2.4 5.2.5 Appro 5.3.1 5.3.2 5.3.3 5.3.4 5.3.5 Exact 5.4.1	Design Array-Based Implementation Eventually Consistent Implementation Per-Thread-Variable-Based Implementation Discussion ximate Limit Counters Design Simple Limit Counter Implementation Simple Limit Counter Discussion Approximate Limit Counter Implementation Approximate Limit Counter Implementation Limit Counters Atomic Limit Counter Implementation	41. 42. 43. 44. 45. 49. 50. 50.
		5.2.1 5.2.2 5.2.3 5.2.4 5.2.5 Appro 5.3.1 5.3.2 5.3.3 5.3.4 5.3.5 Exact 5.4.1 5.4.2	Design Array-Based Implementation Eventually Consistent Implementation Per-Thread-Variable-Based Implementation Discussion Eximate Limit Counters Design Simple Limit Counter Implementation Simple Limit Counter Discussion Approximate Limit Counter Implementation Approximate Limit Counter Discussion Limit Counters Atomic Limit Counter Implementation Atomic Limit Counter Implementation Atomic Limit Counter Implementation Atomic Limit Counter Discussion	41 42 43 44 45 45 45 50 50 50 50
		5.2.1 5.2.2 5.2.3 5.2.4 5.2.5 Appro 5.3.1 5.3.2 5.3.3 5.3.4 5.3.5 Exact 5.4.1 5.4.2 5.4.3	Design Array-Based Implementation Eventually Consistent Implementation Per-Thread-Variable-Based Implementation Discussion ximate Limit Counters Design Simple Limit Counter Implementation Simple Limit Counter Discussion Approximate Limit Counter Implementation Approximate Limit Counter Discussion Limit Counters Atomic Limit Counter Implementation Atomic Limit Counter Discussion Signal-Theft Limit Counter Design Signal-Theft Limit Counter Implementation	41 42 43 44 45 49 50 50 50 53
		5.2.1 5.2.2 5.2.3 5.2.4 5.2.5 Appro 5.3.1 5.3.2 5.3.3 5.3.4 5.3.5 Exact 5.4.1 5.4.2 5.4.3 5.4.4 5.4.5	Design Array-Based Implementation Eventually Consistent Implementation Per-Thread-Variable-Based Implementation Discussion ximate Limit Counters Design Simple Limit Counter Implementation Simple Limit Counter Discussion Approximate Limit Counter Implementation Approximate Limit Counter Discussion Limit Counters Atomic Limit Counter Implementation Atomic Limit Counter Discussion Signal-Theft Limit Counter Design Signal-Theft Limit Counter Implementation Signal-Theft Limit Counter Implementation	41 42 43 44 44 45 49 50 50 50 53 54
	5.4	5.2.1 5.2.2 5.2.3 5.2.4 5.2.5 Appro 5.3.1 5.3.2 5.3.3 5.3.4 5.3.5 Exact 5.4.1 5.4.2 5.4.3 5.4.4 5.4.5 Apply	Design Array-Based Implementation Eventually Consistent Implementation Per-Thread-Variable-Based Implementation Discussion ximate Limit Counters Design Simple Limit Counter Implementation Simple Limit Counter Discussion Approximate Limit Counter Implementation Approximate Limit Counter Discussion Limit Counters Atomic Limit Counter Implementation Atomic Limit Counter Discussion Signal-Theft Limit Counter Design Signal-Theft Limit Counter Implementation	41 42 42 44 44 45 49 50 50 50 50 50 50 50

CONTENTS

		5.6.2	Parallel Counting Specializations	
		5.6.3	Parallel Counting Lessons	59
6	Part	titioning	g and Synchronization Design	61
	6.1	Partiti	oning Exercises	61
		6.1.1	Dining Philosophers Problem	
		6.1.2	Double-Ended Queue	
		6.1.3	Partitioning Example Discussion	
	6.2	Design	n Criteria	
	6.3	_	ronization Granularity	
		6.3.1	Sequential Program	
		6.3.2	Code Locking	
		6.3.3	Data Locking	
		6.3.4	Data Ownership	
		6.3.5	Locking Granularity and Performance	
	6.4	Paralle	el Fastpath	
		6.4.1	Reader/Writer Locking	
		6.4.2	Hierarchical Locking	
		6.4.3	Resource Allocator Caches	
	6.5	Beyon	d Partitioning	
		6.5.1	Work-Queue Parallel Maze Solver	
		6.5.2	Alternative Parallel Maze Solver	
		6.5.3	Performance Comparison I	
		6.5.4	Alternative Sequential Maze Solver	
		6.5.5	Performance Comparison II	
		6.5.6	Future Directions and Conclusions	88
	6.6	Partiti	oning, Parallelism, and Optimization	
7	Loc	king		91
•	7.1	_	g Alive	
	,.1	7.1.1	~	
		7.1.2	Livelock and Starvation	
		7.1.3	Unfairness	
		7.1.4	Inefficiency	
	7.2		of Locks	
		7.2.1	Exclusive Locks	
		7.2.2	Reader-Writer Locks	
		7.2.3	Beyond Reader-Writer Locks	
		7.2.4	Scoped Locking	
	7.3		ng Implementation Issues	
	,	7.3.1	Sample Exclusive-Locking Implementation Based on Atomic	
		,,,,,,	Exchange	101
		7.3.2	Other Exclusive-Locking Implementations	
	7.4		Based Existence Guarantees	
	7.5		ng: Hero or Villain?	
		7.5.1	Locking For Applications: Hero!	
		7.5.2	Locking For Parallel Libraries: Just Another Tool	
		7.5.3	Locking For Parallelizing Sequential Libraries: Villain!	
	7.6		ary	

vi CONTENTS

8	Data	Ownership 11	1
	8.1	Multiple Processes	1
	8.2	Partial Data Ownership and pthreads	1
	8.3	Function Shipping	2
	8.4	Designated Thread	2
	8.5	Privatization	2
	8.6	Other Uses of Data Ownership	3
		1	
9	Defe	red Processing 11	5
	9.1	Running Example	5
	9.2	Reference Counting	6
	9.3	Hazard Pointers	8
	9.4	Sequence Locks	9
	9.5	Read-Copy Update (RCU)	2
		0.5.1 Introduction to RCU	3
		0.5.2 RCU Fundamentals	5
		0.5.3 RCU Usage	1
		0.5.4 RCU Linux-Kernel API	1
		0.5.5 RCU Related Work	5
		0.5.6 RCU Exercises	8
	9.6	Which to Choose?	8
	9.7	What About Updates?	0
		•	
10	Data	Structures 15	1
	10.1	Motivating Application	1
	10.2	Partitionable Data Structures	1
		0.2.1 Hash-Table Design	2
		0.2.2 Hash-Table Implementation	2
		0.2.3 Hash-Table Performance	3
	10.3	Read-Mostly Data Structures	5
		0.3.1 RCU-Protected Hash Table Implementation	5
		0.3.2 RCU-Protected Hash Table Performance	6
		0.3.3 RCU-Protected Hash Table Discussion	8
	10.4	Non-Partitionable Data Structures	8
		0.4.1 Resizable Hash Table Design	9
		0.4.2 Resizable Hash Table Implementation	0
		0.4.3 Resizable Hash Table Discussion	4
		0.4.4 Other Resizable Hash Tables	5
	10.5	Other Data Structures	6
		Micro-Optimization	7
		0.6.1 Specialization	7
		0.6.2 Bits and Bytes	
		0.6.3 Hardware Considerations	
	10.7	Summary	_
	10.,		
11	Valid	tion 17	1
		ntroduction	1
		1.1.1 Where Do Bugs Come From?	1
		1.1.2 Required Mindset	2
		1 1 3 When Should Validation Start?	

CONTENTS vii

		11.1.4	The Open Source Way	174
	11.2		· · · · · · · · · · · · · · · · · · ·	175
		_	ons	175
	11.4	Static A	Analysis	176
	11.5	Code R	leview	176
		11.5.1	Inspection	176
			Walkthroughs	177
			Self-Inspection	177
	11.6		ility and Heisenbugs	178
			Statistics for Discrete Testing	179
		11.6.2	Abusing Statistics for Discrete Testing	180
		11.6.3	Statistics for Continuous Testing	180
		11.6.4	Hunting Heisenbugs	181
	11.7	Perforn	nance Estimation	184
		11.7.1	Benchmarking	185
		11.7.2	Profiling	185
			Differential Profiling	185
			Microbenchmarking	186
		11.7.5	Isolation	186
		11.7.6	Detecting Interference	187
	11.8	Summa	ury	189
12	Forn	ıal Veri	fication	191
14			1-Purpose State-Space Search	191
	12.1		Promela and Spin	191
			How to Use Promela	194
			Promela Example: Locking	196
			Promela Example: QRCU	197
			Promela Parable: dynticks and Preemptible RCU	201
			Validating Preemptible RCU and dynticks	204
	12.2		-Purpose State-Space Search	216
		-	Anatomy of a Litmus Test	217
			What Does This Litmus Test Mean?	218
		12.2.3	Running a Litmus Test	218
		12.2.4	PPCMEM Discussion	219
	12.3	Axioma	atic Approaches	220
	12.4	SAT So	olvers	220
	12.5	Stateles	ss Model Checkers	221
	12.6	Formal	Regression Testing?	222
		12.6.1	Automatic Translation	222
		12.6.2	Environment	223
			Overhead	223
			Locate Bugs	224
			Minimal Scaffolding	224
			Relevant Bugs	224
			Formal Regression Scorecard	225
	12.7	Summa	nrv	225

viii CONTENTS

13	Putti	ing It A	ll Together	229
	13.1	Counte	er Conundrums	229
		13.1.1	Counting Updates	229
		13.1.2	Counting Lookups	229
	13.2	Refurb	ish Reference Counting	229
		13.2.1	Implementation of Reference-Counting Categories	230
		13.2.2	Linux Primitives Supporting Reference Counting	233
			Counter Optimizations	
	13.3		Rescues	
		13.3.1	RCU and Per-Thread-Variable-Based Statistical Counters	235
			RCU and Counters for Removable I/O Devices	
		13.3.3	Array and Length	237
			Correlated Fields	
	13.4		ng Hassles	
			Correlated Data Elements	
			Update-Friendly Hash-Table Traversal	
			•	
14			ynchronization	241
	14.1	Avoidi	ng Locks	241
	14.2	Non-B	locking Synchronization	241
		14.2.1	Simple NBS	242
			NBS Discussion	
	14.3	Paralle	el Real-Time Computing	243
		14.3.1	What is Real-Time Computing?	244
		14.3.2	Who Needs Real-Time Computing?	248
		14.3.3	Who Needs Parallel Real-Time Computing?	
		14.3.4	Implementing Parallel Real-Time Systems	249
		14.3.5	Implementing Parallel Real-Time Operating Systems	250
		14.3.6	Implementing Parallel Real-Time Applications	259
		14.3.7	Real Time vs. Real Fast: How to Choose?	262
		- ~		
15			ynchronization: Memory Ordering	263
	15.1		ng: Why and How?	
			Why Hardware Misordering?	
		15.1.2	How to Force Ordering?	265
			Basic Rules of Thumb	
	15.2	Tricks	and Traps	268
		15.2.1	Variables With Multiple Values	
			Memory-Reference Reordering	271
		15.2.3	Address Dependencies	272
			Data Dependencies	273
		15.2.5	1	274
		15.2.6		275
		15.2.7	Multicopy Atomicity	276
	15.3	-	le-Time Consternation	283
		15.3.1	Memory-Reference Restrictions	283
		15.3.2	Address- and Data-Dependency Difficulties	
			Control-Dependency Calamities	
	15.4		are Specifics	
		15 4 1	Alnha	292

CONTENTS

		15.4.2	ARMv7-A/R	293
		15.4.3	ARMv8	294
		15.4.4	Itanium	294
		15.4.5	MIPS	295
		15.4.6	POWER / PowerPC	295
		15.4.7	SPARC TSO	296
		15.4.8	x86	297
		15.4.9	z Systems	298
	15.5	Where	is Memory Ordering Needed?	298
16	Ease	of Use		299
	16.1	What is	s Easy?	299
	16.2	Rusty S	Scale for API Design	299
	16.3	Shavin	g the Mandelbrot Set	300
17	Conf	flicting	Visions of the Future	303
	17.1	The Fu	ture of CPU Technology Ain't What it Used to Be	303
		17.1.1	Uniprocessor Über Alles	303
		17.1.2	Multithreaded Mania	304
		17.1.3	More of the Same	305
		17.1.4	Crash Dummies Slamming into the Memory Wall	305
	17.2	Transac	ctional Memory	306
		17.2.1	Outside World	307
		17.2.2	Process Modification	309
		17.2.3	Synchronization	313
		17.2.4	Discussion	316
	17.3	Hardwa	are Transactional Memory	317
			HTM Benefits WRT to Locking	
			HTM Weaknesses WRT Locking	
			HTM Weaknesses WRT to Locking When Augmented	
		17.3.4	Where Does HTM Best Fit In?	323
		17.3.5	Potential Game Changers	326
			Conclusions	
	17.4	Function	onal Programming for Parallelism	328
			ım Computing	
			Quantum Computing Players	
			Quantum Computing Progress	
		17.5.3	Quantum Computing Challenges	331
		17.5.4	Outlook	337
		17.5.5	QC Summary and Conclusions	341
A	Imp		Questions	343
	A.1		Ooes "After" Mean?	
	A.2	What is	s the Difference Between "Concurrent" and "Parallel"?	
	Λ 3	What T	time Is It?	346

X CONTENTS

В	"Toy	" RCU Implementations	347
	B.1	Lock-Based RCU	347
	B.2	Per-Thread Lock-Based RCU	347
	B.3	Simple Counter-Based RCU	348
	B.4	Starvation-Free Counter-Based RCU	349
	B.5	Scalable Counter-Based RCU	351
	B.6	Scalable Counter-Based RCU With Shared Grace Periods	352
	B.7	RCU Based on Free-Running Counter	354
	B.8	Nestable RCU Based on Free-Running Counter	355
	B.9	RCU Based on Quiescent States	
		Summary of Toy RCU Implementations	358
~	****	W D : 0	261
C	-	Memory Barriers?	361
	C.1	Cache Structure	361
	C.2	Cache-Coherence Protocols	362
		C.2.1 MESI States	363
		C.2.2 MESI Protocol Messages	363
		C.2.3 MESI State Diagram	364
		C.2.4 MESI Protocol Example	365
	C.3	Stores Result in Unnecessary Stalls	365
		C.3.1 Store Buffers	366
		C.3.2 Store Forwarding	366
		C.3.3 Store Buffers and Memory Barriers	367
	C.4	Store Sequences Result in Unnecessary Stalls	369
		C.4.1 Invalidate Queues	369
		C.4.2 Invalidate Queues and Invalidate Acknowledge	369
		C.4.3 Invalidate Queues and Memory Barriers	370
	C.5	Read and Write Memory Barriers	371
	C.6	Example Memory-Barrier Sequences	372
		C.6.1 Ordering-Hostile Architecture	372
		C.6.2 Example 1	373
		C.6.3 Example 2	373
		C.6.4 Example 3	373
	C.7	Are Memory Barriers Forever?	374
	C.8	Advice to Hardware Designers	374
D	Stylo	e Guide	377
D	D.1	Paul's Conventions	377
	D.1 D.2	NIST Style Guide	378
	D.2	D.2.1 Unit Symbol	378
		D.2.2 NIST Guide Yet To Be Followed	379
	D 2		379
	D.3	=	
		D.3.1 Monospace Font	379
		D.3.2 Non Breakable Spaces	381
		D.3.3 Hyphenation and Dashes	381
		D.3.4 Punctuation	382
		D.3.5 Floating Object Format	383
		D.3.6 Improvement Candidates	383

*CONTENTS* xi

E	Ansv	vers to Quick Quizzes	389
	E.1	How To Use This Book	389
	E.2	Introduction	390
	E.3	Hardware and its Habits	393
	E.4	Tools of the Trade	396
	E.5	Counting	401
	E.6	Partitioning and Synchronization Design	413
	E.7	Locking	417
	E.8	Data Ownership	424
	E.9	Deferred Processing	425
	E.10	Data Structures	435
	E.11	Validation	437
	E.12	Formal Verification	442
	E.13	Putting It All Together	447
		Advanced Synchronization	450
		Advanced Synchronization: Memory Ordering	451
		Ease of Use	459
		Conflicting Visions of the Future	459
		Important Questions	462
		"Toy" RCU Implementations	462
		Why Memory Barriers?	467
10	CI.	I D'I P	451
F	Glos	sary and Bibliography	471
G	Cred	lits	515
	G.1	LATEX Advisor	515
	G.2	Reviewers	515
	G.3	Machine Owners	515
	G.4	Original Publications	516
	G.5	Figure Credits	516
	G.6	Other Support	517

xii CONTENTS

# **Chapter 1**

# **How To Use This Book**

The purpose of this book is to help you program shared-memory parallel machines without risking your sanity. We hope that this book's design principles will help you avoid at least some parallel-programming pitfalls. That said, you should think of this book as a foundation on which to build, rather than as a completed cathedral. Your mission, if you choose to accept, is to help make further progress in the exciting field of parallel programming—progress that will in time render this book obsolete. Parallel programming is not as hard as some say, and we hope that this book makes your parallel-programming projects easier and more fun.

In short, where parallel programming once focused on science, research, and grand-challenge projects, it is quickly becoming an engineering discipline. We therefore examine specific parallel-programming tasks and describe how to approach them. In some surprisingly common cases, they can even be automated.

This book is written in the hope that presenting the engineering discipline underlying successful parallel-programming projects will free a new generation of parallel hackers from the need to slowly and painstakingly reinvent old wheels, enabling them to instead focus their energy and creativity on new frontiers. We sincerely hope that parallel programming brings you at least as much fun, excitement, and challenge that it has brought to us!

# 1.1 Roadmap

This book is a handbook of widely applicable and heavily used design techniques, rather than a collection of optimal algorithms with tiny areas of applicability. You are currently reading Chapter 1, but you knew that al-

ready. Chapter 2 gives a high-level overview of parallel programming.

Chapter 3 introduces shared-memory parallel hardware. After all, it is difficult to write good parallel code unless you understand the underlying hardware. Because hardware constantly evolves, this chapter will always be out of date. We will nevertheless do our best to keep up. Chapter 4 then provides a very brief overview of common shared-memory parallel-programming primitives.

Chapter 5 takes an in-depth look at parallelizing one of the simplest problems imaginable, namely counting. Because almost everyone has an excellent grasp of counting, this chapter is able to delve into many important parallel-programming issues without the distractions of more-typical computer-science problems. My impression is that this chapter has seen the greatest use in parallel-programming coursework.

Chapter 6 introduces a number of design-level methods of addressing the issues identified in Chapter 5. It turns out that it is important to address parallelism at the design level when feasible: To paraphrase Dijkstra [Dij68], "retrofitted parallelism considered grossly suboptimal" [McK12b].

The next three chapters examine three important approaches to synchronization. Chapter 7 covers locking, which in 2014 is not only the workhorse of production-quality parallel programming, but is also widely considered to be parallel programming's worst villain. Chapter 8 gives a brief overview of data ownership, an often overlooked but remarkably pervasive and powerful approach. Finally, Chapter 9 introduces a number of deferred-processing mechanisms, including reference counting, hazard pointers, sequence locking, and RCU.

Chapter 10 applies the lessons of previous chapters to hash tables, which are heavily used due to their excellent partitionability, which (usually) leads to excellent

<sup>&</sup>lt;sup>1</sup> Or, perhaps more accurately, without much greater risk to your sanity than that incurred by non-parallel programming. Which, come to think of it, might not be saying all that much.

performance and scalability.

As many have learned to their sorrow, parallel programming without validation is a sure path to abject failure. Chapter 11 covers various forms of testing. It is of course impossible to test reliability into your program after the fact, so Chapter 12 follows up with a brief overview of a couple of practical approaches to formal verification.

Chapter 13 contains a series of moderate-sized parallel programming problems. The difficulty of these problems vary, but should be appropriate for someone who has mastered the material in the previous chapters.

Chapter 14 looks at advanced synchronization methods, including non-blocking synchronization and parallel real-time computing, while Chapter 15 covers the advanced topic of memory ordering. Chapter 16 follows up with some ease-of-use advice. Finally, Chapter 17 looks at a few possible future directions, including shared-memory parallel system design, software and hardware transactional memory, and functional programming for parallelism.

This chapter is followed by a number of appendices. The most popular of these appears to be Appendix C, which delves even further into memory ordering. Appendix E contains the answers to the infamous Quick Quizzes, which are discussed in the next section.

# 1.2 Quick Quizzes

"Quick quizzes" appear throughout this book, and the answers may be found in Appendix E starting on page 389. Some of them are based on material in which that quick quiz appears, but others require you to think beyond that section, and, in some cases, beyond the realm of current knowledge. As with most endeavors, what you get out of this book is largely determined by what you are willing to put into it. Therefore, readers who make a genuine effort to solve a quiz before looking at the answer find their effort repaid handsomely with increased understanding of parallel programming.

**Quick Quiz 1.1:** Where are the answers to the Quick Quizzes found? ■

**Quick Quiz 1.2:** Some of the Quick Quiz questions seem to be from the viewpoint of the reader rather than the author. Is that really the intent? ■

**Quick Quiz 1.3:** These Quick Quizzes are just not my cup of tea. What can I do about it? ■

In short, if you need a deep understanding of the material, then you should invest some time into answering the Quick Quizzes. Don't get me wrong, passively reading the material can be quite valuable, but gaining full problem-solving capability really does require that you practice solving problems.

I learned this the hard way during coursework for my late-in-life Ph.D. I was studying a familiar topic, and was surprised at how few of the chapter's exercises I could answer off the top of my head.<sup>2</sup> Forcing myself to answer the questions greatly increased my retention of the material. So with these Quick Quizzes I am not asking you to do anything that I have not been doing myself!

Finally, the most common learning disability is thinking that you already know. The quick quizzes can be an extremely effective cure.

#### 1.3 Alternatives to This Book

As Knuth learned, if you want your book to be finite, it must be focused. This book focuses on shared-memory parallel programming, with an emphasis on software that lives near the bottom of the software stack, such as operating-system kernels, parallel data-management systems, low-level libraries, and the like. The programming language used by this book is C.

If you are interested in other aspects of parallelism, you might well be better served by some other book. Fortunately, there are many alternatives available to you:

- 1. If you prefer a more academic and rigorous treatment of parallel programming, you might like Herlihy's and Shavit's textbook [HS08]. This book starts with an interesting combination of low-level primitives at high levels of abstraction from the hardware, and works its way through locking and simple data structures including lists, queues, hash tables, and counters, culminating with transactional memory. Michael Scott's textbook [Sco13] approaches similar material with more of a software-engineering focus, and, as far as I know, is the first formally published academic textbook to include a section devoted to RCU.
- If you would like an academic treatment of parallel programming from a programming-language-pragmatics viewpoint, you might be interested in the concurrency chapter from Scott's textbook [Sco06] on programming-language pragmatics.

<sup>&</sup>lt;sup>2</sup> So I suppose that it was just as well that my professors refused to let me waive that class!

- 3. If you are interested in an object-oriented patternist treatment of parallel programming focussing on C++, you might try Volumes 2 and 4 of Schmidt's POSA series [SSRB00, BHS07]. Volume 4 in particular has some interesting chapters applying this work to a warehouse application. The realism of this example is attested to by the section entitled "Partitioning the Big Ball of Mud", wherein the problems inherent in parallelism often take a back seat to the problems inherent in getting one's head around a real-world application.
- 4. If you want to work with Linux-kernel device drivers, then Corbet's, Rubini's, and Kroah-Hartman's "Linux Device Drivers" [CRKH05] is indispensable, as is the Linux Weekly News web site (http://lwn.net/). There is a large number of books and resources on the more general topic of Linux kernel internals.
- 5. If your primary focus is scientific and technical computing, and you prefer a patternist approach, you might try Mattson et al.'s textbook [MSM05]. It covers Java, C/C++, OpenMP, and MPI. Its patterns are admirably focused first on design, then on implementation.
- If your primary focus is scientific and technical computing, and you are interested in GPUs, CUDA, and MPI, you might check out Norm Matloff's "Programming on Parallel Machines" [Mat13]. Of course, the GPU vendors have quite a bit of additional information [AMD17, NVi17a, NVi17b].
- 7. If you are interested in POSIX Threads, you might take a look at David R. Butenhof's book [But97]. In addition, W. Richard Stevens's book [Ste92] covers UNIX and POSIX, and Stewart Weiss's lecture notes [Wei13a] provide an thorough and accessible introduction with a good set of examples.
- 8. If you are interested in C++11, you might like Anthony Williams's "C++ Concurrency in Action: Practical Multithreading" [Wil12].
- 9. If you are interested in C++, but in a Windows environment, you might try Herb Sutter's "Effective Concurrency" series in Dr. Dobbs Journal [Sut08]. This series does a reasonable job of presenting a commonsense approach to parallelism.

- 10. If you want to try out Intel Threading Building Blocks, then perhaps James Reinders's book [Rei07] is what you are looking for.
- 11. Those interested in learning how various types of multi-processor hardware cache organizations affect the implementation of kernel internals should take a look at Curt Schimmel's classic treatment of this subject [Sch94].
- 12. Finally, those using Java might be well-served by Doug Lea's textbooks [Lea97, GPB+07].

However, if you are interested in principles of parallel design for low-level software, especially software written in C, read on!

# 1.4 Sample Source Code

This book discusses its fair share of source code, and in many cases this source code may be found in the CodeSamples directory of this book's git tree. For example, on UNIX systems, you should be able to type the following:

```
find CodeSamples -name rcu_rcpls.c -print
```

This command will locate the file rcu\_rcpls.c, which is called out in Appendix B. Other types of systems have well-known ways of locating files by filename.

### 1.5 Whose Book Is This?

As the cover says, the editor is one Paul E. McKenney. However, the editor does accept contributions via the perfbook@vger.kernel.org email list. These contributions can be in pretty much any form, with popular approaches including text emails, patches against the book's LATEX source, and even git pull requests. Use whatever form works best for you.

To create patches or git pull requests, you will need the LATEX source to the book, which is at git://git.kernel.org/pub/scm/linux/kernel/git/paulmck/perfbook.git. You will of course also need git and LATEX, which are available as part of most mainstream Linux distributions. Other packages may be required, depending on the distribution you use. The required list of packages for a few popular distributions is listed in the file FAQ-BUILD.txt in the LATEX source to the book.

#### Listing 1.1: Creating an Up-To-Date PDF

```
1 git clone git://git.kernel.org/pub/scm/linux/kernel/git/paulmck/perfbook.git
2 cd perfbook
3 # You may need to install a font here. See item 1 in FAQ.txt.
4 make
5 evince perfbook.pdf & # Two-column version
6 make perfbook-1c.pdf
7 evince perfbook-1c.pdf & # One-column version for e-readers
```

#### Listing 1.2: Generating an Updated PDF

```
1 git remote update
2 git checkout origin/master
3 make
4 evince perfbook.pdf & # Two-column version
5 make perfbook-1c.pdf
6 evince perfbook-1c.pdf & # One-column version for e-readers
```

To create and display a current LATEX source tree of this book, use the list of Linux commands shown in Listing 1.1. In some environments, the evince command that displays perfbook.pdf may need to be replaced, for example, with acroread. The git clone command need only be used the first time you create a PDF, subsequently, you can run the commands shown in Listing 1.2 to pull in any updates and generate an updated PDF. The commands in Listing 1.2 must be run within the perfbook directory created by the commands shown in Listing 1.1.

PDFs of this book are sporadically posted at http://kernel.org/pub/linux/kernel/people/paulmck/perfbook/perfbook.html and at http://www.rdrop.com/users/paulmck/perfbook/.

The actual process of contributing patches and sending git pull requests is similar to that of the Linux kernel, which is documented in the Documentation/SubmittingPatches file in the Linux source tree. One important requirement is that each patch (or commit, in the case of a git pull request) must contain a valid Signed-off-by: line, which has the following format:

```
Signed-off-by: My Name <myname@example.org>
```

Please see http://lkml.org/lkml/2007/1/15/219 for an example patch containing a Signed-off-by: line.

It is important to note that the Signed-off-by: line has a very specific meaning, namely that you are certifying that:

- (a) The contribution was created in whole or in part by me and I have the right to submit it under the open source license indicated in the file; or
- (b) The contribution is based upon previous work that, to the best of my knowledge, is covered under an appropriate open source License and I have the right under

that license to submit that work with modifications, whether created in whole or in part by me, under the same open source license (unless I am permitted to submit under a different license), as indicated in the file; or

- (c) The contribution was provided directly to me by some other person who certified (a), (b) or (c) and I have not modified it.
- (d) I understand and agree that this project and the contribution are public and that a record of the contribution (including all personal information I submit with it, including my sign-off) is maintained indefinitely and may be redistributed consistent with this project or the open source license(s) involved.

This is quite similar to the Developer's Certificate of Origin (DCO) 1.1 used by the Linux kernel. You must use your real name: I unfortunately cannot accept pseudonymous or anonymous contributions.

The language of this book is American English, however, the open-source nature of this book permits translations, and I personally encourage them. The open-source licenses covering this book additionally allow you to sell your translation, if you wish. I do request that you send me a copy of the translation (hardcopy if available), but this is a request made as a professional courtesy, and is not in any way a prerequisite to the permission that you already have under the Creative Commons and GPL licenses. Please see the FAQ.txt file in the source tree for a list of translations currently in progress. I consider a translation effort to be "in progress" once at least one chapter has been fully translated.

As noted at the beginning of this section, I am this book's editor. However, if you choose to contribute, it

5

will be your book as well. With that, I offer you Chapter 2, our introduction.

If parallel programming is so hard, why are there any parallel programs?

# **Chapter 2**

Unknown

# Introduction

Parallel programming has earned a reputation as one of the most difficult areas a hacker can tackle. Papers and textbooks warn of the perils of deadlock, livelock, race conditions, non-determinism, Amdahl's-Law limits to scaling, and excessive realtime latencies. And these perils are quite real; we authors have accumulated uncounted years of experience dealing with them, and all of the emotional scars, grey hairs, and hair loss that go with such experiences.

However, new technologies that are difficult to use at introduction invariably become easier over time. For example, the once-rare ability to drive a car is now commonplace in many countries. This dramatic change came about for two basic reasons: (1) cars became cheaper and more readily available, so that more people had the opportunity to learn to drive, and (2) cars became easier to operate due to automatic transmissions, automatic chokes, automatic starters, greatly improved reliability, and a host of other technological improvements.

The same is true of a many other technologies, including computers. It is no longer necessary to operate a keypunch in order to program. Spreadsheets allow most non-programmers to get results from their computers that would have required a team of specialists a few decades ago. Perhaps the most compelling example is web-surfing and content creation, which since the early 2000s has been easily done by untrained, uneducated people using various now-commonplace social-networking tools. As recently as 1968, such content creation was a far-out research project [Eng68], described at the time as "like a UFO landing on the White House lawn" [Gri00].

Therefore, if you wish to argue that parallel programming will remain as difficult as it is currently perceived by many to be, it is you who bears the burden of proof, keeping in mind the many centuries of counter-examples in a variety of fields of endeavor.

# 2.1 Historic Parallel Programming Difficulties

As indicated by its title, this book takes a different approach. Rather than complain about the difficulty of parallel programming, it instead examines the reasons why parallel programming is difficult, and then works to help the reader to overcome these difficulties. As will be seen, these difficulties have fallen into several categories, including:

- The historic high cost and relative rarity of parallel systems.
- 2. The typical researcher's and practitioner's lack of experience with parallel systems.
- 3. The paucity of publicly accessible parallel code.
- The lack of a widely understood engineering discipline of parallel programming.
- 5. The high overhead of communication relative to that of processing, even in tightly coupled shared-memory computers.

Many of these historic difficulties are well on the way to being overcome. First, over the past few decades, the cost of parallel systems has decreased from many multiples of that of a house to a fraction of that of a bicycle, courtesy of Moore's Law. Papers calling out the advantages of multicore CPUs were published as early as 1996 [ONH+96]. IBM introduced simultaneous multithreading into its high-end POWER family in 2000, and multicore in 2001. Intel introduced hyperthreading into its commodity Pentium line in November 2000, and both AMD and Intel introduced dual-core CPUs in 2005. Sun followed with the multicore/multi-threaded Niagara in

late 2005. In fact, by 2008, it was becoming difficult to find a single-CPU desktop system, with single-core CPUs being relegated to netbooks and embedded devices. By 2012, even smartphones were starting to sport multiple CPUs.

Second, the advent of low-cost and readily available multicore systems means that the once-rare experience of parallel programming is now available to almost all researchers and practitioners. In fact, parallel systems are now well within the budget of students and hobbyists. We can therefore expect greatly increased levels of invention and innovation surrounding parallel systems, and that increased familiarity will over time make the once prohibitively expensive field of parallel programming much more friendly and commonplace.

Third, in the 20<sup>th</sup> century, large systems of highly parallel software were almost always closely guarded proprietary secrets. In happy contrast, the 21<sup>st</sup> century has seen numerous open-source (and thus publicly available) parallel software projects, including the Linux kernel [Tor03], database systems [Pos08, MS08], and message-passing systems [The08, Uni08a]. This book will draw primarily from the Linux kernel, but will provide much material suitable for user-level applications.

Fourth, even though the large-scale parallel-programming projects of the 1980s and 1990s were almost all proprietary projects, these projects have seeded other communities with a cadre of developers who understand the engineering discipline required to develop production-quality parallel code. A major purpose of this book is to present this engineering discipline.

Unfortunately, the fifth difficulty, the high cost of communication relative to that of processing, remains largely in force. Although this difficulty has been receiving increasing attention during the new millennium, according to Stephen Hawking, the finite speed of light and the atomic nature of matter is likely to limit progress in this area [Gar07, Moo03]. Fortunately, this difficulty has been in force since the late 1980s, so that the aforementioned engineering discipline has evolved practical and effective strategies for handling it. In addition, hardware designers are increasingly aware of these issues, so perhaps future hardware will be more friendly to parallel software as discussed in Section 3.3.

Quick Quiz 2.1: Come on now!!! Parallel programming has been known to be exceedingly hard for many decades. You seem to be hinting that it is not so hard. What sort of game are you playing? ■

However, even though parallel programming might not be as hard as is commonly advertised, it is often more work than is sequential programming.

**Quick Quiz 2.2:** How could parallel programming *ever* be as easy as sequential programming? ■

It therefore makes sense to consider alternatives to parallel programming. However, it is not possible to reasonably consider parallel-programming alternatives without understanding parallel-programming goals. This topic is addressed in the next section.

# 2.2 Parallel Programming Goals

The three major goals of parallel programming (over and above those of sequential programming) are as follows:

- 1. Performance.
- 2. Productivity.
- 3. Generality.

Unfortunately, given the current state of the art, it is possible to achieve at best two of these three goals for any given parallel program. These three goals therefore form the *iron triangle of parallel programming*, a triangle upon which overly optimistic hopes all too often come to grief.<sup>1</sup>

**Quick Quiz 2.3:** Oh, really??? What about correctness, maintainability, robustness, and so on? ■

**Quick Quiz 2.4:** And if correctness, maintainability, and robustness don't make the list, why do productivity and generality? ■

**Quick Quiz 2.5:** Given that parallel programs are much harder to prove correct than are sequential programs, again, shouldn't correctness *really* be on the list?

**Quick Quiz 2.6:** What about just having fun? ■ Each of these goals is elaborated upon in the following sections.

#### 2.2.1 Performance

Performance is the primary goal behind most parallelprogramming effort. After all, if performance is not a concern, why not do yourself a favor: Just write sequential

<sup>&</sup>lt;sup>1</sup> Kudos to Michael Wong for naming the iron triangle.




Figure 2.1: MIPS/Clock-Frequency Trend for Intel CPUs

code, and be happy? It will very likely be easier and you will probably get done much more quickly.

**Quick Quiz 2.7:** Are there no cases where parallel programming is about something other than performance?

Note that "performance" is interpreted quite broadly here, including scalability (performance per CPU) and efficiency (for example, performance per watt).

That said, the focus of performance has shifted from hardware to parallel software. This change in focus is due to the fact that, although Moore's Law continues to deliver increases in transistor density, it has ceased to provide the traditional single-threaded performance increases. This can be seen in Figure 2.1<sup>2</sup>, which shows that writing single-threaded code and simply waiting a year or two for the CPUs to catch up may no longer be an option. Given the recent trends on the part of all major manufacturers towards multicore/multithreaded systems, parallelism is the way to go for those wanting the avail themselves of the full performance of their systems.

Even so, the first goal is performance rather than scal-

ability, especially given that the easiest way to attain linear scalability is to reduce the performance of each CPU [Tor01]. Given a four-CPU system, which would you prefer? A program that provides 100 transactions per second on a single CPU, but does not scale at all? Or a program that provides 10 transactions per second on a single CPU, but scales perfectly? The first program seems like a better bet, though the answer might change if you happened to have a 32-CPU system.

That said, just because you have multiple CPUs is not necessarily in and of itself a reason to use them all, especially given the recent decreases in price of multi-CPU systems. The key point to understand is that parallel programming is primarily a performance optimization, and, as such, it is one potential optimization of many. If your program is fast enough as currently written, there is no reason to optimize, either by parallelizing it or by applying any of a number of potential sequential optimizations.<sup>3</sup> By the same token, if you are looking to apply parallelism as an optimization to a sequential program, then you will need to compare parallel algorithms to the best sequential algorithms. This may require some care, as far too many publications ignore the sequential case when analyzing the performance of parallel algorithms.

#### 2.2.2 Productivity

**Quick Quiz 2.8:** Why all this prattling on about non-technical issues??? And not just *any* non-technical issue, but *productivity* of all things? Who cares? ■

Productivity has been becoming increasingly important in recent decades. To see this, consider that the price of early computers was tens of millions of dollars at a time when engineering salaries were but a few thousand dollars a year. If dedicating a team of ten engineers to such a machine would improve its performance, even by only 10 %, then their salaries would be repaid many times over.

One such machine was the CSIRAC, the oldest still-intact stored-program computer, which was put into operation in 1949 [Mus04, Dep06]. Because this machine was built before the transistor era, it was constructed of 2,000 vacuum tubes, ran with a clock frequency of 1 kHz, consumed 30 kW of power, and weighed more than three metric tons. Given that this machine had but 768 words of RAM, it is safe to say that it did not suffer from the productivity issues that often plague today's large-scale

<sup>&</sup>lt;sup>2</sup> This plot shows clock frequencies for newer CPUs theoretically capable of retiring one or more instructions per clock, and MIPS (millions of instructions per second, usually from the old Dhrystone benchmark) for older CPUs requiring multiple clocks to execute even the simplest instruction. The reason for shifting between these two measures is that the newer CPUs' ability to retire multiple instructions per clock is typically limited by memory-system performance. Furthermore, the benchmarks commonly used on the older CPUs are obsolete, and it is difficult to run the newer benchmarks on systems containing the old CPUs, in part because it is hard to find working instances of the old CPUs.

<sup>&</sup>lt;sup>3</sup> Of course, if you are a hobbyist whose primary interest is writing parallel software, that is more than enough reason to parallelize whatever software you are interested in.




Figure 2.2: MIPS per Die for Intel CPUs

software projects.

Today, it would be quite difficult to purchase a machine with so little computing power. Perhaps the closest equivalents are 8-bit embedded microprocessors exemplified by the venerable Z80 [Wik08], but even the old Z80 had a CPU clock frequency more than 1,000 times faster than the CSIRAC. The Z80 CPU had 8,500 transistors, and could be purchased in 2008 for less than \$2 US per unit in 1,000-unit quantities. In stark contrast to the CSIRAC, software-development costs are anything but insignificant for the Z80.

The CSIRAC and the Z80 are two points in a long-term trend, as can be seen in Figure 2.2. This figure plots an approximation to computational power per die over the past three decades, showing a consistent four-order-of-magnitude increase. Note that the advent of multicore CPUs has permitted this increase to continue unabated despite the clock-frequency wall encountered in 2003.

One of the inescapable consequences of the rapid decrease in the cost of hardware is that software productivity becomes increasingly important. It is no longer sufficient merely to make efficient use of the hardware: It is now necessary to make extremely efficient use of software developers as well. This has long been the case for sequential hardware, but parallel hardware has become a low-cost commodity only recently. Therefore, only recently has high productivity become critically important when creating parallel software.

**Quick Quiz 2.9:** Given how cheap parallel systems have become, how can anyone afford to pay people to

program them?

Perhaps at one time, the sole purpose of parallel software was performance. Now, however, productivity is gaining the spotlight.

#### 2.2.3 Generality

One way to justify the high cost of developing parallel software is to strive for maximal generality. All else being equal, the cost of a more-general software artifact can be spread over more users than that of a less-general one. In fact, this economic force explains much of the maniacal focus on portability, which can be seen as an important special case of generality.<sup>4</sup>

Unfortunately, generality often comes at the cost of performance, productivity, or both. For example, portability is often achieved via adaptation layers, which inevitably exact a performance penalty. To see this more generally, consider the following popular parallel programming environments:


C/C++ "Locking Plus Threads": This category, which includes POSIX Threads (pthreads) [Ope97], Windows Threads, and numerous operating-system kernel environments, offers excellent performance (at least within the confines of a single SMP system) and also offers good generality. Pity about the relatively low productivity.

**Java:** This general purpose and inherently multithreaded programming environment is widely believed to offer much higher productivity than C or C++, courtesy of the automatic garbage collector and the rich set of class libraries. However, its performance, though greatly improved in the early 2000s, lags that of C and C++.

MPI: This Message Passing Interface [MPI08] powers the largest scientific and technical computing clusters in the world and offers unparalleled performance and scalability. In theory, it is general purpose, but it is mainly used for scientific and technical computing. Its productivity is believed by many to be even lower than that of C/C++ "locking plus threads" environments.

**OpenMP:** This set of compiler directives can be used to parallelize loops. It is thus quite specific to this task, and this specificity often limits its performance. It

<sup>&</sup>lt;sup>4</sup> Kudos to Michael Wong for pointing this out.




**Figure 2.3:** Software Layers and Performance, Productivity, and Generality

is, however, much easier to use than MPI or C/C++ "locking plus threads."

**SQL:** Structured Query Language [Int92] is specific to relational database queries. However, its performance is quite good as measured by the Transaction Processing Performance Council (TPC) benchmark results [Tra01]. Productivity is excellent; in fact, this parallel programming environment enables people to make good use of a large parallel system despite having little or no knowledge of parallel programming concepts.

The nirvana of parallel programming environments, one that offers world-class performance, productivity, and generality, simply does not yet exist. Until such a nirvana appears, it will be necessary to make engineering tradeoffs among performance, productivity, and generality. One such tradeoff is shown in Figure 2.3, which shows how productivity becomes increasingly important at the upper layers of the system stack, while performance and generality become increasingly important at the lower layers of the system stack. The huge development costs incurred at the lower layers must be spread over equally huge numbers of users (hence the importance of generality), and performance lost in lower layers cannot easily be recovered further up the stack. In the upper layers of the stack, there might be very few users for a given specific application, in which case productivity concerns are paramount. This explains the tendency towards "bloatware" further up the stack: extra hardware is often cheaper than the extra developers. This book is intended for developers working near the bottom of the stack, where performance and generality are of great concern.

It is important to note that a tradeoff between productivity and generality has existed for centuries in many fields. For but one example, a nailgun is more productive



**Figure 2.4:** Tradeoff Between Productivity and Generality

than a hammer for driving nails, but in contrast to the nailgun, a hammer can be used for many things besides driving nails. It should therefore be no surprise to see similar tradeoffs appear in the field of parallel computing. This tradeoff is shown schematically in Figure 2.4. Here, users 1, 2, 3, and 4 have specific jobs that they need the computer to help them with. The most productive possible language or environment for a given user is one that simply does that user's job, without requiring any programming, configuration, or other setup.

**Quick Quiz 2.10:** This is a ridiculously unachievable ideal! Why not focus on something that is achievable in practice? ■

Unfortunately, a system that does the job required by user 1 is unlikely to do user 2's job. In other words, the most productive languages and environments are domain-specific, and thus by definition lacking generality.

Another option is to tailor a given programming language or environment to the hardware system (for example, low-level languages such as assembly, C, C++, or Java) or to some abstraction (for example, Haskell, Prolog, or Snobol), as is shown by the circular region near the center of Figure 2.4. These languages can be considered to be general in the sense that they are equally ill-suited to the jobs required by users 1, 2, 3, and 4. In other words, their generality is purchased at the expense of decreased productivity when compared to domain-specific languages and environments. Worse yet, a language that is tailored to a given abstraction is also likely to suffer from performance and scalability problems unless and until someone figures out how to efficiently map that abstraction to real

hardware.

Is there no escape from iron triangle's three conflicting goals of performance, productivity, and generality?

It turns out that there often is an escape, for example, using the alternatives to parallel programming discussed in the next section. After all, parallel programming can be a great deal of fun, but it is not always the best tool for the job.

# 2.3 Alternatives to Parallel Programming

In order to properly consider alternatives to parallel programming, you must first decide on what exactly you expect the parallelism to do for you. As seen in Section 2.2, the primary goals of parallel programming are performance, productivity, and generality. Because this book is intended for developers working on performance-critical code near the bottom of the software stack, the remainder of this section focuses primarily on performance improvement.

It is important to keep in mind that parallelism is but one way to improve performance. Other well-known approaches include the following, in roughly increasing order of difficulty:

- 1. Run multiple instances of a sequential application.
- 2. Make the application use existing parallel software.
- Apply performance optimization to the serial application.

These approaches are covered in the following sections.

# 2.3.1 Multiple Instances of a Sequential Application

Running multiple instances of a sequential application can allow you to do parallel programming without actually doing parallel programming. There are a large number of ways to approach this, depending on the structure of the application.

If your program is analyzing a large number of different scenarios, or is analyzing a large number of independent data sets, one easy and effective approach is to create a single sequential program that carries out a single analysis, then use any of a number of scripting environments (for example the bash shell) to run a number of instances of that sequential program in parallel. In some cases, this approach can be easily extended to a cluster of machines.

This approach may seem like cheating, and in fact some denigrate such programs as "embarrassingly parallel". And in fact, this approach does have some potential disadvantages, including increased memory consumption, waste of CPU cycles recomputing common intermediate results, and increased copying of data. However, it is often extremely productive, garnering extreme performance gains with little or no added effort.

### 2.3.2 Use Existing Parallel Software

There is no longer any shortage of parallel software environments that can present a single-threaded programming environment, including relational databases [Dat82], web-application servers, and map-reduce environments. For example, a common design provides a separate program for each user, each of which generates SQL programs. These per-user SQL programs are run concurrently against a common relational database, which automatically runs the users' queries concurrently. The per-user programs are responsible only for the user interface, with the relational database taking full responsibility for the difficult issues surrounding parallelism and persistence.

In addition, there are a growing number of parallel library functions, particularly for numeric computation. Even better, some libraries take advantage of special-purpose hardware such as vector units and general-purpose graphical processing units (GPGPUs).

Taking this approach often sacrifices some performance, at least when compared to carefully hand-coding a fully parallel application. However, such sacrifice is often well repaid by a huge reduction in development effort.

Quick Quiz 2.11: Wait a minute! Doesn't this approach simply shift the development effort from you to whoever wrote the existing parallel software you are using?

## 2.3.3 Performance Optimization

Up through the early 2000s, CPU performance was doubling every 18 months. In such an environment, it is often much more important to create new functionality than to do careful performance optimization. Now that Moore's Law is "only" increasing transistor density instead of increasing both transistor density and per-transistor performance, it might be a good time to rethink the importance of performance optimization. After all, new hardware

generations no longer bring significant single-threaded performance improvements. Furthermore, many performance optimizations can also conserve energy.

From this viewpoint, parallel programming is but another performance optimization, albeit one that is becoming much more attractive as parallel systems become cheaper and more readily available. However, it is wise to keep in mind that the speedup available from parallelism is limited to roughly the number of CPUs (but see Section 6.5 for an interesting exception). In contrast, the speedup available from traditional single-threaded software optimizations can be much larger. For example, replacing a long linked list with a hash table or a search tree can improve performance by many orders of magnitude. This highly optimized single-threaded program might run much faster than its unoptimized parallel counterpart, making parallelization unnecessary. Of course, a highly optimized parallel program would be even better, aside from the added development effort required.


Furthermore, different programs might have different performance bottlenecks. For example, if your program spends most of its time waiting on data from your disk drive, using multiple CPUs will probably just increase the time wasted waiting for the disks. In fact, if the program was reading from a single large file laid out sequentially on a rotating disk, parallelizing your program might well make it a lot slower due to the added seek overhead. You should instead optimize the data layout so that the file can be smaller (thus faster to read), split the file into chunks which can be accessed in parallel from different drives, cache frequently accessed data in main memory, or, if possible, reduce the amount of data that must be read.

**Quick Quiz 2.12:** What other bottlenecks might prevent additional CPUs from providing additional performance? ■

Parallelism can be a powerful optimization technique, but it is not the only such technique, nor is it appropriate for all situations. Of course, the easier it is to parallelize your program, the more attractive parallelization becomes as an optimization. Parallelization has a reputation of being quite difficult, which leads to the question "exactly what makes parallel programming so difficult?"

# 2.4 What Makes Parallel Programming Hard?

It is important to note that the difficulty of parallel programming is as much a human-factors issue as it is a set of



**Figure 2.5:** Categories of Tasks Required of Parallel Programmers

technical properties of the parallel programming problem. We do need human beings to be able to tell parallel systems what to do, otherwise known as programming. But parallel programming involves two-way communication, with a program's performance and scalability being the communication from the machine to the human. In short, the human writes a program telling the computer what to do, and the computer critiques this program via the resulting performance and scalability. Therefore, appeals to abstractions or to mathematical analyses will often be of severely limited utility.

In the Industrial Revolution, the interface between human and machine was evaluated by human-factor studies, then called time-and-motion studies. Although there have been a few human-factor studies examining parallel programming [ENS05, ES05, HCS+05, SS94], these studies have been extremely narrowly focused, and hence unable to demonstrate any general results. Furthermore, given that the normal range of programmer productivity spans more than an order of magnitude, it is unrealistic to expect an affordable study to be capable of detecting (say) a 10 % difference in productivity. Although the multiple-order-of-magnitude differences that such studies *can* reliably detect are extremely valuable, the most impressive improvements tend to be based on a long series of 10 % improvements.

We must therefore take a different approach.

One such approach is to carefully consider the tasks that parallel programmers must undertake that are not required of sequential programmers. We can then evaluate how well a given programming language or environment assists the developer with these tasks. These tasks fall into the four categories shown in Figure 2.5, each of which is covered in the following sections.

#### 2.4.1 Work Partitioning

Work partitioning is absolutely required for parallel execution: if there is but one "glob" of work, then it can be executed by at most one CPU at a time, which is by definition sequential execution. However, partitioning the code requires great care. For example, uneven partitioning can result in sequential execution once the small partitions have completed [Amd67]. In less extreme cases, load balancing can be used to fully utilize available hardware and restore performance and scalabilty.

Although partitioning can greatly improve performance and scalability, it can also increase complexity. For example, partitioning can complicate handling of global errors and events: A parallel program may need to carry out non-trivial synchronization in order to safely process such global events. More generally, each partition requires some sort of communication: After all, if a given thread did not communicate at all, it would have no effect and would thus not need to be executed. However, because communication incurs overhead, careless partitioning choices can result in severe performance degradation.

Furthermore, the number of concurrent threads must often be controlled, as each such thread occupies common resources, for example, space in CPU caches. If too many threads are permitted to execute concurrently, the CPU caches will overflow, resulting in high cache miss rate, which in turn degrades performance. Conversely, large numbers of threads are often required to overlap computation and I/O so as to fully utilize I/O devices.

**Quick Quiz 2.13:** Other than CPU cache capacity, what might require limiting the number of concurrent threads? ■

Finally, permitting threads to execute concurrently greatly increases the program's state space, which can make the program difficult to understand and debug, degrading productivity. All else being equal, smaller state spaces having more regular structure are more easily understood, but this is a human-factors statement as much as it is a technical or mathematical statement. Good parallel designs might have extremely large state spaces, but nevertheless be easy to understand due to their regular structure, while poor designs can be impenetrable despite having a comparatively small state space. The best designs exploit embarrassing parallelism, or transform the problem to one having an embarrassingly parallel solution. In either case, "embarrassingly parallel" is in fact an embarrassment of riches. The current state of the art enumerates good designs; more work is required to make more general judgments on state-space size and structure.

#### 2.4.2 Parallel Access Control

Given a single-threaded sequential program, that single thread has full access to all of the program's resources. These resources are most often in-memory data structures, but can be CPUs, memory (including caches), I/O devices, computational accelerators, files, and much else besides.

The first parallel-access-control issue is whether the form of the access to a given resource depends on that resource's location. For example, in many message-passing environments, local-variable access is via expressions and assignments, while remote-variable access uses an entirely different syntax, usually involving messaging. The POSIX Threads environment [Ope97], Structured Query Language (SQL) [Int92], and partitioned global address-space (PGAS) environments such as Universal Parallel C (UPC) [EGCD03] offer implicit access, while Message Passing Interface (MPI) [MPI08] offers explicit access because access to remote data requires explicit messaging.

The other parallel-access-control issue is how threads coordinate access to the resources. This coordination is carried out by the very large number of synchronization mechanisms provided by various parallel languages and environments, including message passing, locking, transactions, reference counting, explicit timing, shared atomic variables, and data ownership. Many traditional parallel-programming concerns such as deadlock, livelock, and transaction rollback stem from this coordination. This framework can be elaborated to include comparisons of these synchronization mechanisms, for example locking vs. transactional memory [MMW07], but such elaboration is beyond the scope of this section. (See Sections 17.2 and 17.3 for more information on transactional memory.)

Quick Quiz 2.14: Just what is "explicit timing"??? ■

## 2.4.3 Resource Partitioning and Replication

The most effective parallel algorithms and systems exploit resource parallelism, so much so that it is usually wise to begin parallelization by partitioning your write-intensive resources and replicating frequently accessed read-mostly resources. The resource in question is most frequently data, which might be partitioned over computer systems, mass-storage devices, NUMA nodes, CPU cores (or dies or hardware threads), pages, cache lines, instances of synchronization primitives, or critical sections of code. For example, partitioning over locking primitives is termed "data locking" [BK85].




Figure 2.6: Ordering of Parallel-Programming Tasks

Resource partitioning is frequently application dependent. For example, numerical applications frequently partition matrices by row, column, or sub-matrix, while commercial applications frequently partition write-intensive data structures and replicate read-mostly data structures. Thus, a commercial application might assign the data for a given customer to a given few computers out of a large cluster. An application might statically partition data, or dynamically change the partitioning over time.

Resource partitioning is extremely effective, but it can be quite challenging for complex multilinked data structures.

## 2.4.4 Interacting With Hardware

Hardware interaction is normally the domain of the operating system, the compiler, libraries, or other software-environment infrastructure. However, developers working with novel hardware features and components will often need to work directly with such hardware. In addition, direct access to the hardware can be required when squeezing the last drop of performance out of a given system. In this case, the developer may need to tailor or configure the application to the cache geometry, system topology, or interconnect protocol of the target hardware.

In some cases, hardware may be considered to be a resource which is subject to partitioning or access control, as described in the previous sections.

#### 2.4.5 Composite Capabilities

Although these four capabilities are fundamental, good engineering practice uses composites of these capabilities. For example, the data-parallel approach first partitions the data so as to minimize the need for inter-partition

communication, partitions the code accordingly, and finally maps data partitions and threads so as to maximize throughput while minimizing inter-thread communication, as shown in Figure 2.6. The developer can then consider each partition separately, greatly reducing the size of the relevant state space, in turn increasing productivity. Even though some problems are non-partitionable, clever transformations into forms permitting partitioning can sometimes greatly enhance both performance and scalability [Met99].

# 2.4.6 How Do Languages and Environments Assist With These Tasks?

Although many environments require the developer to deal manually with these tasks, there are long-standing environments that bring significant automation to bear. The poster child for these environments is SQL, many implementations of which automatically parallelize single large queries and also automate concurrent execution of independent queries and updates.

These four categories of tasks must be carried out in all parallel programs, but that of course does not necessarily mean that the developer must manually carry out these tasks. We can expect to see ever-increasing automation of these four tasks as parallel systems continue to become cheaper and more readily available.

**Quick Quiz 2.15:** Are there any other obstacles to parallel programming? ■

## 2.5 Discussion

This section has given an overview of the difficulties with, goals of, and alternatives to parallel programming. This overview was followed by a discussion of what can make parallel programming hard, along with a high-level approach for dealing with parallel programming's difficulties. Those who still insist that parallel programming is impossibly difficult should review some of the older guides to parallel programming [Seq88, Dig89, BK85, Inm85]. The following quote from Andrew Birrell's monograph [Dig89] is especially telling:

Writing concurrent programs has a reputation for being exotic and difficult. I believe it is neither. You need a system that provides you with good primitives and suitable libraries, you need a basic caution and carefulness, you need an armory of useful techniques, and you need to know of the common pitfalls. I hope that this paper has helped you towards sharing my belief.

The authors of these older guides were well up to the parallel programming challenge back in the 1980s. As such, there are simply no excuses for refusing to step up to the parallel-programming challenge here in the 21<sup>st</sup> century!

We are now ready to proceed to the next chapter, which dives into the relevant properties of the parallel hardware underlying our parallel software.

**Chapter 3** 

A cast of thousands

# Hardware and its Habits

Most people have an intuitive understanding that passing messages between systems is considerably more expensive than performing simple calculations within the confines of a single system. However, it is not always so clear that communicating among threads within the confines of a single shared-memory system can also be quite expensive. This chapter therefore looks at the cost of synchronization and communication within a shared-memory system. These few pages can do no more than scratch the surface of shared-memory parallel hardware design; readers desiring more detail would do well to start with a recent edition of Hennessy and Patterson's classic text [HP11, HP95].

**Quick Quiz 3.1:** Why should parallel programmers bother learning low-level properties of the hardware? Wouldn't it be easier, better, and more general to remain at a higher level of abstraction?

# 3.1 Overview

Careless reading of computer-system specification sheets might lead one to believe that CPU performance is a footrace on a clear track, as illustrated in Figure 3.1, where the race always goes to the swiftest.

Although there are a few CPU-bound benchmarks that approach the ideal shown in Figure 3.1, the typical program more closely resembles an obstacle course than a race track. This is because the internal architecture of CPUs has changed dramatically over the past few decades, courtesy of Moore's Law. These changes are described in the following sections.

# 3.1.1 Pipelined CPUs

In the early 1980s, the typical microprocessor fetched an instruction, decoded it, and executed it, typically taking *at* 




Figure 3.1: CPU Performance at its Best

*least* three clock cycles to complete one instruction before proceeding to the next. In contrast, the CPU of the late 1990s and early 2000s will be executing many instructions simultaneously, using a deep "pipeline" to control the flow of instructions internally to the CPU. These modern hardware features can greatly improve performance, as illustrated by Figure 3.2.

Achieving full performance with a CPU having a long pipeline requires highly predictable control flow through the program. Suitable control flow can be provided by a program that executes primarily in tight loops, for example, arithmetic on large matrices or vectors. The CPU can then correctly predict that the branch at the end of the loop will be taken in almost all cases, allowing the pipeline to be kept full and the CPU to execute at full speed.

However, branch prediction is not always so easy. For example, consider a program with many loops, each of




Figure 3.2: CPUs Old and New




Figure 3.3: CPU Meets a Pipeline Flush

which iterates a small but random number of times. For another example, consider an object-oriented program with many virtual objects that can reference many different real objects, all with different implementations for frequently invoked member functions. In these cases, it is difficult or even impossible for the CPU to predict where the next branch might lead. Then either the CPU must stall waiting for execution to proceed far enough to be certain where that branch leads, or it must guess. Although guessing works extremely well for programs with predictable control flow, for unpredictable branches (such as those in binary search) the guesses will frequently be wrong. A wrong guess can be expensive because the CPU must discard any speculatively executed instructions following the corresponding branch, resulting in a pipeline flush. If pipeline flushes appear too frequently, they drastically reduce overall performance, as fancifully depicted in Figure 3.3.

Unfortunately, pipeline flushes are not the only hazards in the obstacle course that modern CPUs must run. The next section covers the hazards of referencing memory.

### 3.1.2 Memory References

In the 1980s, it often took less time for a microprocessor to load a value from memory than it did to execute an instruction. In 2006, a microprocessor might be capable of executing hundreds or even thousands of instructions in the time required to access memory. This disparity is due to the fact that Moore's Law has increased CPU performance at a much greater rate than it has decreased memory latency, in part due to the rate at which memory sizes have grown. For example, a typical 1970s minicomputer might have 4 KB (yes, kilobytes, not megabytes, let alone gigabytes) of main memory, with single-cycle access.1 In 2008, CPU designers still can construct a 4 KB memory with single-cycle access, even on systems with multi-GHz clock frequencies. And in fact they frequently do construct such memories, but they now call them "level-0 caches", and they can be quite a bit bigger than 4 KB.




Figure 3.4: CPU Meets a Memory Reference

<sup>&</sup>lt;sup>1</sup> It is only fair to add that each of these single cycles lasted no less than 1.6 microseconds.

3.1. OVERVIEW

Although the large caches found on modern microprocessors can do quite a bit to help combat memoryaccess latencies, these caches require highly predictable data-access patterns to successfully hide those latencies. Unfortunately, common operations such as traversing a linked list have extremely unpredictable memory-access patterns—after all, if the pattern was predictable, us software types would not bother with the pointers, right? Therefore, as shown in Figure 3.4, memory references often pose severe obstacles to modern CPUs.

Thus far, we have only been considering obstacles that can arise during a given CPU's execution of single-threaded code. Multi-threading presents additional obstacles to the CPU, as described in the following sections.

# 3.1.3 Atomic Operations

One such obstacle is atomic operations. The problem here is that the whole idea of an atomic operation conflicts with the piece-at-a-time assembly-line operation of a CPU pipeline. To hardware designers' credit, modern CPUs use a number of extremely clever tricks to make such operations look atomic even though they are in fact being executed piece-at-a-time, with one common trick being to identify all the cachelines containing the data to be atomically operated on, ensure that these cachelines are owned by the CPU executing the atomic operation, and only then proceed with the atomic operation while ensuring that these cachelines remained owned by this CPU. Because all the data is private to this CPU, other CPUs are unable to interfere with the atomic operation despite the piece-at-a-time nature of the CPU's pipeline. Needless to say, this sort of trick can require that the pipeline must be delayed or even flushed in order to perform the setup operations that permit a given atomic operation to complete correctly.

In contrast, when executing a non-atomic operation, the CPU can load values from cachelines as they appear and place the results in the store buffer, without the need to wait for cacheline ownership. Fortunately, CPU designers have focused heavily on atomic operations, so that as of early 2014 they have greatly reduced their overhead. Even so, the resulting effect on performance is all too often as depicted in Figure 3.5.

Unfortunately, atomic operations usually apply only to single elements of data. Because many parallel algorithms require that ordering constraints be maintained between updates of multiple data elements, most CPUs provide memory barriers. These memory barriers also serve as




Figure 3.5: CPU Meets an Atomic Operation

performance-sapping obstacles, as described in the next section.

**Quick Quiz 3.2:** What types of machines would allow atomic operations on multiple data elements? ■

## 3.1.4 Memory Barriers

Memory barriers will be considered in more detail in Chapter 15 and Appendix C. In the meantime, consider the following simple lock-based critical section:

```
1 spin_lock(&mylock);
2 a = a + 1;
3 spin_unlock(&mylock);
```

If the CPU were not constrained to execute these statements in the order shown, the effect would be that the variable "a" would be incremented without the protection of "mylock", which would certainly defeat the purpose of acquiring it. To prevent such destructive reordering, locking primitives contain either explicit or implicit memory barriers. Because the whole purpose of these memory barriers is to prevent reorderings that the CPU would otherwise undertake in order to increase performance, memory barriers almost always reduce performance, as depicted in Figure 3.6.

As with atomic operations, CPU designers have been working hard to reduce memory-barrier overhead, and have made substantial progress.

#### 3.1.5 Cache Misses

An additional multi-threading obstacle to CPU performance is the "cache miss". As noted earlier, modern



Figure 3.6: CPU Meets a Memory Barrier

CPUs sport large caches in order to reduce the performance penalty that would otherwise be incurred due to high memory latencies. However, these caches are actually counter-productive for variables that are frequently shared among CPUs. This is because when a given CPU wishes to modify the variable, it is most likely the case that some other CPU has modified it recently. In this case, the variable will be in that other CPU's cache, but not in this CPU's cache, which will therefore incur an expensive cache miss (see Section C.1 for more detail). Such cache misses form a major obstacle to CPU performance, as shown in Figure 3.7.

**Quick Quiz 3.3:** So have CPU designers also greatly reduced the overhead of cache misses? ■

#### 3.1.6 I/O Operations

A cache miss can be thought of as a CPU-to-CPU I/O operation, and as such is one of the cheapest I/O operations available. I/O operations involving networking, mass storage, or (worse yet) human beings pose much greater obstacles than the internal obstacles called out in the prior sections, as illustrated by Figure 3.8.

This is one of the differences between shared-memory and distributed-system parallelism: shared-memory parallel programs must normally deal with no obstacle worse than a cache miss, while a distributed parallel program will typically incur the larger network communication latencies. In both cases, the relevant latencies can be





Figure 3.7: CPU Meets a Cache Miss



Figure 3.8: CPU Waits for I/O Completion

thought of as a cost of communication—a cost that would be absent in a sequential program. Therefore, the ratio between the overhead of the communication to that of the actual work being performed is a key design parameter. A major goal of parallel hardware design is to reduce this ratio as needed to achieve the relevant performance and scalability goals. In turn, as will be seen in Chapter 6, a major goal of parallel software design is to reduce the frequency of expensive operations like communications cache misses.

Of course, it is one thing to say that a given operation is an obstacle, and quite another to show that the operation is a *significant* obstacle. This distinction is discussed in the following sections.



Speed-of-Light Round-Trip Distance in Vacuum for 1.8 GHz Clock Period (8 cm)

Figure 3.9: System Hardware Architecture

#### 3.2 Overheads

This section presents actual overheads of the obstacles to performance listed out in the previous section. However, it is first necessary to get a rough view of hardware system architecture, which is the subject of the next section.

#### 3.2.1 Hardware System Architecture

Figure 3.9 shows a rough schematic of an eight-core computer system. Each die has a pair of CPU cores, each with its cache, as well as an interconnect allowing the pair of CPUs to communicate with each other. The system interconnect in the middle of the diagram allows the four dies to communicate, and also connects them to main memory.

Data moves through this system in units of "cache lines", which are power-of-two fixed-size aligned blocks of memory, usually ranging from 32 to 256 bytes in size. When a CPU loads a variable from memory to one of its registers, it must first load the cacheline containing that variable into its cache. Similarly, when a CPU stores a value from one of its registers into memory, it must also load the cacheline containing that variable into its cache, but must also ensure that no other CPU has a copy of that cacheline.

For example, if CPU 0 were to perform a compareand-swap (CAS) operation on a variable whose cacheline resided in CPU 7's cache, the following over-simplified sequence of events might ensue:

- CPU 0 checks its local cache, and does not find the cacheline.
- 2. The request is forwarded to CPU 0's and 1's interconnect, which checks CPU 1's local cache, and does not find the cacheline.
- 3. The request is forwarded to the system interconnect, which checks with the other three dies, learning that the cacheline is held by the die containing CPU 6 and 7.
- 4. The request is forwarded to CPU 6's and 7's interconnect, which checks both CPUs' caches, finding the value in CPU 7's cache.
- 5. CPU 7 forwards the cacheline to its interconnect, and also flushes the cacheline from its cache.
- 6. CPU 6's and 7's interconnect forwards the cacheline to the system interconnect.
- The system interconnect forwards the cacheline to CPU 0's and 1's interconnect.
- 8. CPU 0's and 1's interconnect forwards the cacheline to CPU 0's cache.
- 9. CPU 0 can now perform the CAS operation on the value in its cache.

**Quick Quiz 3.4:** This is a *simplified* sequence of events? How could it *possibly* be any more complex?

**Quick Quiz 3.5:** Why is it necessary to flush the cacheline from CPU 7's cache? ■

This simplified sequence is just the beginning of a discipline called *cache-coherency protocols* [HP95, CSG99, MHS12, SHW11], which is discussed in more detail in Appendix C. As can be seen in the sequence of events triggered by a CAS operation, a single instruction can cause considerable protocol traffic, which can significantly degrade your parallel program's performance.

Fortunately, if a given variable is being frequently read during a time interval during which it is never updated, that variable can be replicated across all CPUs' caches. This replication permits all CPUs to enjoy extremely fast access to this *read-mostly* variable. Chapter 9 presents synchronization mechanisms that take full advantage of this important hardware read-mostly optimization.

	_	-
Operation	Cost (ns)	Ratio (cost/clock)
Clock period	0.6	1.0
Best-case CAS	37.9	63.2
Best-case lock	65.6	109.3
Single cache miss	139.5	232.5
CAS cache miss	306.0	510.0
Comms Fabric	5,000	8,330
Global Comms	195,000,000	325,000,000

**Table 3.1:** Performance of Synchronization Mechanisms on 4-CPU 1.8 GHz AMD Opteron 844 System

#### 3.2.2 Costs of Operations

The overheads of some common operations important to parallel programs are displayed in Table 3.1. This system's clock period rounds to 0.6 ns. Although it is not unusual for modern microprocessors to be able to retire multiple instructions per clock period, the operations's costs are nevertheless normalized to a clock period in the third column, labeled "Ratio". The first thing to note about this table is the large values of many of the ratios.

The best-case compare-and-swap (CAS) operation consumes almost forty nanoseconds, a duration more than sixty times that of the clock period. Here, "best case" means that the same CPU now performing the CAS operation on a given variable was the last CPU to operate on this variable, so that the corresponding cache line is already held in that CPU's cache. Similarly, the best-case lock operation (a "round trip" pair consisting of a lock acquisition followed by a lock release) consumes more than sixty nanoseconds, or more than one hundred clock cycles. Again, "best case" means that the data structure representing the lock is already in the cache belonging to the CPU acquiring and releasing the lock. The lock operation is more expensive than CAS because it requires two atomic operations on the lock data structure.

An operation that misses the cache consumes almost one hundred and forty nanoseconds, or more than two hundred clock cycles. The code used for this cache-miss measurement passes the cache line back and forth between a pair of CPUs, so this cache miss is satisfied not from memory, but rather from the other CPU's cache. A CAS operation, which must look at the old value of the variable as well as store a new value, consumes over three hundred nanoseconds, or more than five hundred clock cycles. Think about this a bit. In the time required to do *one* CAS operation, the CPU could have executed more than *five* 

hundred normal instructions. This should demonstrate the limitations not only of fine-grained locking, but of any other synchronization mechanism relying on fine-grained global agreement.

**Quick Quiz 3.6:** Surely the hardware designers could be persuaded to improve this situation! Why have they been content with such abysmal performance for these single-instruction operations? ■

I/O operations are even more expensive. As shown in the "Comms Fabric" row, high performance (and expensive!) communications fabric, such as InfiniBand or any number of proprietary interconnects, has a latency of roughly five microseconds for an end-to-end round trip, during which time more than eight *thousand* instructions might have been executed. Standards-based communications networks often require some sort of protocol processing, which further increases the latency. Of course, geographic distance also increases latency, with the speed-of-light through optical fiber latency around the world coming to roughly 195 *milliseconds*, or more than 300 million clock cycles, as shown in the "Global Comms" row.

**Quick Quiz 3.7:** These numbers are insanely large! How can I possibly get my head around them? ■

#### 3.2.3 Hardware Optimizations

It is only natural to ask how the hardware is helping, and the answer is "Quite a bit!"

One hardware optimization is large cachelines. This can provide a big performance boost, especially when software is accessing memory sequentially. For example, given a 64-byte cacheline and software accessing 64-bit variables, the first access will still be slow due to speed-of-light delays (if nothing else), but the remaining seven can be quite fast. However, this optimization has a dark side, namely false sharing, which happens when different variables in the same cacheline are being updated by different CPUs, resulting in a high cache-miss rate. Software can use the alignment directives available in many compilers to avoid false sharing, and adding such directives is a common step in tuning parallel software.

A second related hardware optimization is cache prefetching, in which the hardware reacts to consecutive accesses by prefetching subsequent cachelines, thereby evading speed-of-light delays for these subsequent cachelines. Of course, the hardware must use simple heuristics to determine when to prefetch, and these heuristics can be fooled by the complex data-access patterns in many ap-




Figure 3.10: Hardware and Software: On Same Side

plications. Fortunately, some CPU families allow for this by providing special prefetch instructions. Unfortunately, the effectiveness of these instructions in the general case is subject to some dispute.

A third hardware optimization is the store buffer, which allows a string of store instructions to execute quickly even when the stores are to non-consecutive addresses and when none of the needed cachelines are present in the CPU's cache. The dark side of this optimization is memory misordering, for which see Chapter 15.

A fourth hardware optimization is speculative execution, which can allow the hardware to make good use of the store buffers without resulting in memory misordering. The dark side of this optimization can be energy inefficiency and lowered performance if the speculative execution goes awry and must be rolled back and retried.

A fifth hardware optimization is large caches, allowing individual CPUs to operate on larger datasets without incuring expensive cache misses. Although large caches can degrade energy efficiency and cache-miss latency, the ever-growing cache sizes on production microprocessors attests to the power of this optimization.

A final hardware optimization is read-mostly replication, in which data that is frequently read but rarely updated is present in all CPUs' caches. This optimization allows the read-mostly data to be accessed exceedingly efficiently, and is the subject of Chapter 9.

In short, hardware and software engineers are really fighting on the same side, trying to make computers go fast despite the best efforts of the laws of physics, as fancifully depicted in Figure 3.10 where our data stream is trying its best to exceed the speed of light. The next section discusses some additional things that the hardware engineers might (or might not) be able to do, depending on how well recent research translates to practice. Software's contribution to this fight is outlined in the

remaining chapters of this book.

### 3.3 Hardware Free Lunch?

The major reason that concurrency has been receiving so much focus over the past few years is the end of Moore's-Law induced single-threaded performance increases (or "free lunch" [Sut08]), as shown in Figure 2.1 on page 9. This section briefly surveys a few ways that hardware designers might be able to bring back some form of the "free lunch".

However, the preceding section presented some substantial hardware obstacles to exploiting concurrency. One severe physical limitation that hardware designers face is the finite speed of light. As noted in Figure 3.9 on page 21, light can travel only about an 8-centimeters round trip in a vacuum during the duration of a 1.8 GHz clock period. This distance drops to about 3 centimeters for a 5 GHz clock. Both of these distances are relatively small compared to the size of a modern computer system.

To make matters even worse, electric waves in silicon move from three to thirty times more slowly than does light in a vacuum, and common clocked logic constructs run still more slowly, for example, a memory reference may need to wait for a local cache lookup to complete before the request may be passed on to the rest of the system. Furthermore, relatively low speed and high power drivers are required to move electrical signals from one silicon die to another, for example, to communicate between a CPU and main memory.

**Quick Quiz 3.8:** But individual electrons don't move anywhere near that fast, even in conductors!!! The electron drift velocity in a conductor under the low voltages found in semiconductors is on the order of only one *millimeter* per second. What gives??? ■

There are nevertheless some technologies (both hardware and software) that might help improve matters:

- 1. 3D integration,
- 2. Novel materials and processes,
- 3. Substituting light for electricity,
- 4. Special-purpose accelerators, and
- 5. Existing parallel software.

Each of these is described in one of the following sections.




Figure 3.11: Latency Benefit of 3D Integration

## 3.3.1 3D Integration

3-dimensional integration (3DI) is the practice of bonding very thin silicon dies to each other in a vertical stack. This practice provides potential benefits, but also poses significant fabrication challenges [Kni08].

Perhaps the most important benefit of 3DI is decreased path length through the system, as shown in Figure 3.11. A 3-centimeter silicon die is replaced with a stack of four 1.5-centimeter dies, in theory decreasing the maximum path through the system by a factor of two, keeping in mind that each layer is quite thin. In addition, given proper attention to design and placement, long horizontal electrical connections (which are both slow and power hungry) can be replaced by short vertical electrical connections, which are both faster and more power efficient.

However, delays due to levels of clocked logic will not be decreased by 3D integration, and significant manufacturing, testing, power-supply, and heat-dissipation problems must be solved for 3D integration to reach production while still delivering on its promise. The heat-dissipation problems might be solved using semiconductors based on diamond, which is a good conductor for heat, but an electrical insulator. That said, it remains difficult to grow large single diamond crystals, to say nothing of slicing them into wafers. In addition, it seems unlikely that any of these technologies will be able to deliver the exponential increases to which some people have become accustomed. That said, they may be necessary steps on the path to the late Jim Gray's "smoking hairy golf balls" [Gra02].

#### 3.3.2 Novel Materials and Processes

Stephen Hawking is said to have claimed that semiconductor manufacturers have but two fundamental problems: (1) the finite speed of light and (2) the atomic nature of matter [Gar07]. It is possible that semiconductor manufacturers are approaching these limits, but there are nevertheless

a few avenues of research and development focused on working around these fundamental limits.

One workaround for the atomic nature of matter are socalled "high-K dielectric" materials, which allow larger devices to mimic the electrical properties of infeasibly small devices. These materials pose some severe fabrication challenges, but nevertheless may help push the frontiers out a bit farther. Another more-exotic workaround stores multiple bits in a single electron, relying on the fact that a given electron can exist at a number of energy levels. It remains to be seen if this particular approach can be made to work reliably in production semiconductor devices.

Another proposed workaround is the "quantum dot" approach that allows much smaller device sizes, but which is still in the research stage.

One challenge is that many recent hardware-devicelevel breakthroughs require very tight control of which atoms are placed where [Kel17]. It therefore seems likely that whoever finds a good way to hand-place atoms on each of the billions of devices on a chip will have most excellent bragging rights, if nothing else!

## 3.3.3 Light, Not Electrons

Although the speed of light would be a hard limit, the fact is that semiconductor devices are limited by the speed of electricity rather than that of light, given that electric waves in semiconductor materials move at between 3 % and 30% of the speed of light in a vacuum. The use of copper connections on silicon devices is one way to increase the speed of electricity, and it is quite possible that additional advances will push closer still to the actual speed of light. In addition, there have been some experiments with tiny optical fibers as interconnects within and between chips, based on the fact that the speed of light in glass is more than 60 % of the speed of light in a vacuum. One obstacle to such optical fibers is the inefficiency conversion between electricity and light and vice versa, resulting in both power-consumption and heat-dissipation problems.

That said, absent some fundamental advances in the field of physics, any exponential increases in the speed of data flow will be sharply limited by the actual speed of light in a vacuum.

### 3.3.4 Special-Purpose Accelerators

A general-purpose CPU working on a specialized problem is often spending significant time and energy doing work

that is only tangentially related to the problem at hand. For example, when taking the dot product of a pair of vectors, a general-purpose CPU will normally use a loop (possibly unrolled) with a loop counter. Decoding the instructions, incrementing the loop counter, testing this counter, and branching back to the top of the loop are in some sense wasted effort: the real goal is instead to multiply corresponding elements of the two vectors. Therefore, a specialized piece of hardware designed specifically to multiply vectors could get the job done more quickly and with less energy consumed.

This is in fact the motivation for the vector instructions present in many commodity microprocessors. Because these instructions operate on multiple data items simultaneously, they would permit a dot product to be computed with less instruction-decode and loop overhead.

Similarly, specialized hardware can more efficiently encrypt and decrypt, compress and decompress, encode and decode, and many other tasks besides. Unfortunately, this efficiency does not come for free. A computer system incorporating this specialized hardware will contain more transistors, which will consume some power even when not in use. Software must be modified to take advantage of this specialized hardware, and this specialized hardware must be sufficiently generally useful that the high up-front hardware-design costs can be spread over enough users to make the specialized hardware affordable. In part due to these sorts of economic considerations, specialized hardware has thus far appeared only for a few application areas, including graphics processing (GPUs), vector processors (MMX, SSE, and VMX instructions), and, to a lesser extent, encryption.

Unlike the server and PC arena, smartphones have long used a wide variety of hardware accelerators. These hardware accelerators are often used for media decoding, so much so that a high-end MP3 player might be able to play audio for several minutes—with its CPU fully powered off the entire time. The purpose of these accelerators is to improve energy efficiency and thus extend battery life: special purpose hardware can often compute more efficiently than can a general-purpose CPU. This is another example of the principle called out in Section 2.2.3: Generality is almost never free.

Nevertheless, given the end of Moore's-Law-induced single-threaded performance increases, it seems safe to predict that there will be an increasing variety of special-purpose hardware going forward.

#### 3.3.5 Existing Parallel Software

Although multicore CPUs seem to have taken the computing industry by surprise, the fact remains that shared-memory parallel computer systems have been commercially available for more than a quarter century. This is more than enough time for significant parallel software to make its appearance, and it indeed has. Parallel operating systems are quite commonplace, as are parallel threading libraries, parallel relational database management systems, and parallel numerical software. Use of existing parallel software can go a long ways towards solving any parallel-software crisis we might encounter.

Perhaps the most common example is the parallel relational database management system. It is not unusual for single-threaded programs, often written in high-level scripting languages, to access a central relational database concurrently. In the resulting highly parallel system, only the database need actually deal directly with parallelism. A very nice trick when it works!

### 3.4 Software Design Implications

The values of the ratios in Table 3.1 are critically important, as they limit the efficiency of a given parallel application. To see this, suppose that the parallel application uses CAS operations to communicate among threads. These CAS operations will typically involve a cache miss, that is, assuming that the threads are communicating primarily with each other rather than with themselves. Suppose further that the unit of work corresponding to each CAS communication operation takes 300 ns, which is sufficient time to compute several floating-point transcendental functions. Then about half of the execution time will be consumed by the CAS communication operations! This in turn means that a two-CPU system running such a parallel program would run no faster than a sequential implementation running on a single CPU.

The situation is even worse in the distributed-system case, where the latency of a single communications operation might take as long as thousands or even millions of floating-point operations. This illustrates how important it is for communications operations to be extremely infrequent and to enable very large quantities of processing.

**Quick Quiz 3.9:** Given that distributed-systems communication is so horribly expensive, why does anyone bother with such systems? ■

The lesson should be quite clear: parallel algorithms must be explicitly designed with these hardware properties firmly in mind. One approach is to run nearly independent threads. The less frequently the threads communicate, whether by atomic operations, locks, or explicit messages, the better the application's performance and scalability will be. This approach will be touched on in Chapter 5, explored in Chapter 6, and taken to its logical extreme in Chapter 8.

Another approach is to make sure that any sharing be read-mostly, which allows the CPUs' caches to replicate the read-mostly data, in turn allowing all CPUs fast access. This approach is touched on in Section 5.2.3, and explored more deeply in Chapter 9.

In short, achieving excellent parallel performance and scalability means striving for embarrassingly parallel algorithms and implementations, whether by careful choice of data structures and algorithms, use of existing parallel applications and environments, or transforming the problem into one for which an embarrassingly parallel solution exists.

Quick Quiz 3.10: OK, if we are going to have to apply distributed-programming techniques to shared-memory parallel programs, why not just always use these distributed techniques and dispense with shared memory? ■ So, to sum up:

- 1. The good news is that multicore systems are inexpensive and readily available.
- 2. More good news: The overhead of many synchronization operations is much lower than it was on parallel systems from the early 2000s.
- 3. The bad news is that the overhead of cache misses is still high, especially on large systems.

The remainder of this book describes ways of handling this bad news.

In particular, Chapter 4 will cover some of the low-level tools used for parallel programming, Chapter 5 will investigate problems and solutions to parallel counting, and Chapter 6 will discuss design disciplines that promote performance and scalability.

You are only as good as your tools, and your tools are only as good as you are.

Unknown

### **Chapter 4**

### **Tools of the Trade**

This chapter provides a brief introduction to some basic tools of the parallel-programming trade, focusing mainly on those available to user applications running on operating systems similar to Linux. Section 4.1 begins with scripting languages, Section 4.2 describes the multi-process parallelism supported by the POSIX API and touches on POSIX threads, Section 4.3 presents analogous operations in other environments, and finally, Section 4.4 helps to choose the tool that will get the job done.

**Quick Quiz 4.1:** You call these tools??? They look more like low-level synchronization primitives to me! ■


Please note that this chapter provides but a brief introduction. More detail is available from the references cited (and especially from Internet), and more information on how best to use these tools will be provided in later chapters.

### 4.1 Scripting Languages

The Linux shell scripting languages provide simple but effective ways of managing parallelism. For example, suppose that you had a program compute\_it that you needed to run twice with two different sets of arguments. This can be accomplished using UNIX shell scripting as follows:

```
1 compute_it 1 > compute_it.1.out &
2 compute_it 2 > compute_it.2.out &
3 wait
4 cat compute_it.1.out
5 cat compute_it.2.out
```

Lines 1 and 2 launch two instances of this program, redirecting their output to two separate files, with the & character directing the shell to run the two instances of the program in the background. Line 3 waits for both instances to complete, and lines 4 and 5 display their output. The resulting execution is as shown in Figure 4.1: the two



**Figure 4.1:** Execution Diagram for Parallel Shell Execution

instances of compute\_it execute in parallel, wait completes after both of them do, and then the two instances of cat execute sequentially.

**Quick Quiz 4.2:** But this silly shell script isn't a *real* parallel program! Why bother with such trivia??? ■

**Quick Quiz 4.3:** Is there a simpler way to create a parallel shell script? If so, how? If not, why not? ■

For another example, the make software-build scripting language provides a -j option that specifies how much parallelism should be introduced into the build process. For example, typing make -j4 when building a Linux kernel specifies that up to four parallel compiles be carried out concurrently.

It is hoped that these simple examples convince you that parallel programming need not always be complex or difficult

**Quick Quiz 4.4:** But if script-based parallel programming is so easy, why bother with anything else? ■

Listing 4.1: Using the fork() Primitive

```
1 pid = fork();
2 if (pid == 0) {
3    /* child */
4 } else if (pid < 0) {
5    /* parent, upon error */
6    perror("fork");
7    exit(-1);
8 } else {
9    /* parent, pid == child ID */
10 }</pre>
```

### 4.2 POSIX Multiprocessing

This section scratches the surface of the POSIX environment, including pthreads [Ope97], as this environment is readily available and widely implemented. Section 4.2.1 provides a glimpse of the POSIX fork() and related primitives, Section 4.2.2 touches on thread creation and destruction, Section 4.2.3 gives a brief overview of POSIX locking, and, finally, Section 4.2.4 describes a specific lock which can be used for data that is read by many threads and only occasionally updated.

# 4.2.1 POSIX Process Creation and Destruction

Processes are created using the fork() primitive, they may be destroyed using the kill() primitive, they may destroy themselves using the exit() primitive. A process executing a fork() primitive is said to be the "parent" of the newly created process. A parent may wait on its children using the wait() primitive.

Please note that the examples in this section are quite simple. Real-world applications using these primitives might need to manipulate signals, file descriptors, shared memory segments, and any number of other resources. In addition, some applications need to take specific actions if a given child terminates, and might also need to be concerned with the reason that the child terminated. These concerns can of course add substantial complexity to the code. For more information, see any of a number of textbooks on the subject [Ste92, Wei13a].

If fork() succeeds, it returns twice, once for the parent and again for the child. The value returned from fork() allows the caller to tell the difference, as shown in Listing 4.1 (forkjoin.c). Line 1 executes the fork() primitive, and saves its return value in local variable pid. Line 2 checks to see if pid is zero, in which case, this is the child, which continues on to execute line 3. As noted earlier, the child may terminate via the exit() primitive. Otherwise, this is the parent, which checks for an error

Listing 4.2: Using the wait() Primitive

```
1 void waitall(void)
2 {
3
     int pid;
     int status;
    for (;;) {
       pid = wait(&status);
       if (pid == -1) {
9
         if (errno == ECHILD)
10
           break;
         perror("wait");
11
         exit(-1);
13
    }
15 }
```

return from the fork() primitive on line 4, and prints an error and exits on lines 5-7 if so. Otherwise, the fork() has executed successfully, and the parent therefore executes line 9 with the variable pid containing the process ID of the child.

The parent process may use the wait() primitive to wait for its children to complete. However, use of this primitive is a bit more complicated than its shell-script counterpart, as each invocation of wait() waits for but one child process. It is therefore customary to wrap wait() into a function similar to the waitall() function shown in Listing 4.2 (api-pthread.h), with this waitall() function having semantics similar to the shellscript wait command. Each pass through the loop spanning lines 6-15 waits on one child process. Line 7 invokes the wait() primitive, which blocks until a child process exits, and returns that child's process ID. If the process ID is instead -1, this indicates that the wait() primitive was unable to wait on a child. If so, line 9 checks for the ECHILD errno, which indicates that there are no more child processes, so that line 10 exits the loop. Otherwise, lines 11 and 12 print an error and exit.

Quick Quiz 4.5: Why does this wait() primitive need to be so complicated? Why not just make it work like the shell-script wait does? ■

It is critically important to note that the parent and child do *not* share memory. This is illustrated by the program shown in Listing 4.3 (forkjoinvar.c), in which the child sets a global variable x to 1 on line 6, prints a message on line 7, and exits on line 8. The parent continues at line 14, where it waits on the child, and on line 15 finds that its copy of the variable x is still zero. The output is thus as follows:

```
Child process set x=1
Parent process sees x=0
```

Quick Quiz 4.6: Isn't there a lot more to fork() and

Listing 4.3: Processes Created Via fork() Do Not Share Memory

```
1 int x = 0:
2 int pid;
3
4 pid = fork();
5 if (pid == 0) { /* child */
   x = 1;
    printf("Child process set x=1\n");
    exit(0);
9 }
10 if (pid < 0) { /* parent, upon error */
11 perror("fork");
12
    exit(-1);
13 }
14 waitall():
15 printf("Parent process sees x=%d\n", x);
```

#### wait() than discussed here? ■

The finest-grained parallelism requires shared memory, and this is covered in Section 4.2.2. That said, shared-memory parallelism can be significantly more complex than fork-join parallelism.

# 4.2.2 POSIX Thread Creation and Destruction

To create a thread within an existing process, invoke the pthread\_create() primitive, for example, as shown on lines 15 and 16 of Listing 4.4 (pcreate.c). The first argument is a pointer to a pthread\_t in which to store the ID of the thread to be created, the second NULL argument is a pointer to an optional pthread\_attr\_t, the third argument is the function (in this case, mythread()) that is to be invoked by the new thread, and the last NULL argument is the argument that will be passed to mythread.

In this example, mythread() simply returns, but it could instead call pthread\_exit().

**Quick Quiz 4.7:** If the mythread() function in Listing 4.4 can simply return, why bother with pthread\_exit()? ■

The pthread\_join() primitive, shown on line 20, is analogous to the fork-join wait() primitive. It blocks until the thread specified by the tid variable completes execution, either by invoking pthread\_exit() or by returning from the thread's top-level function. The thread's exit value will be stored through the pointer passed as the second argument to pthread\_join(). The thread's exit value is either the value passed to pthread\_exit() or the value returned by the thread's top-level function, depending on how the thread in question exits.

The program shown in Listing 4.4 produces output as follows, demonstrating that memory is in fact shared

Listing 4.4: Threads Created Via pthread\_create() Share Memory

```
1 int x = 0:
3 void *mythread(void *arg)
4 {
5
    printf("Child process set x=1\n");
6
     return NULL;
8 }
10 int main(int argc, char *argv[])
11
12
    pthread_t tid;
13
     void *vp;
15
     if (pthread_create(&tid, NULL,
                        mythread, NULL) != 0) {
16
       perror("pthread_create");
17
18
       exit(-1);
19
20
    if (pthread_join(tid, &vp) != 0) {
21
      perror("pthread_join");
       exit(-1);
23
    printf("Parent process sees x=%d\n", x);
25
    return 0;
26 }
```

#### between the two threads:

```
Child process set x=1
Parent process sees x=1
```

Note that this program carefully makes sure that only one of the threads stores a value to variable x at a time. Any situation in which one thread might be storing a value to a given variable while some other thread either loads from or stores to that same variable is termed a "data race". Because the C language makes no guarantee that the results of a data race will be in any way reasonable, we need some way of safely accessing and modifying data concurrently, such as the locking primitives discussed in the following section.

**Quick Quiz 4.8:** If the C language makes no guarantees in presence of a data race, then why does the Linux kernel have so many data races? Are you trying to tell me that the Linux kernel is completely broken??? ■

#### 4.2.3 POSIX Locking

The POSIX standard allows the programmer to avoid data races via "POSIX locking". POSIX locking features a number of primitives, the most fundamental of which are pthread\_mutex\_lock() and pthread\_mutex\_unlock(). These primitives operate on locks, which are of type pthread\_mutex\_t. These locks may be declared statically and initialized with PTHREAD\_MUTEX\_INITIALIZER, or they may be allocated dynami-

cally and initialized using the pthread\_mutex\_init() primitive. The demonstration code in this section will take the former course.

The pthread\_mutex\_lock() primitive "acquires" the specified lock, and the pthread\_mutex\_unlock() "releases" the specified lock. Because these are "exclusive" locking primitives, only one thread at a time may "hold" a given lock at a given time. For example, if a pair of threads attempt to acquire the same lock concurrently, one of the pair will be "granted" the lock first, and the other will wait until the first thread releases the lock. A simple and reasonably useful programming model permits a given data item to be accessed only while holding the corresponding lock [Hoa74].

**Quick Quiz 4.9:** What if I want several threads to hold the same lock at the same time? ■

This exclusive-locking property is demonstrated using the code shown in Listing 4.5 (lock.c). Line 1 defines and initializes a POSIX lock named lock\_a, while line 2 similarly defines and initializes a lock named lock\_b. Line 3 defines and initializes a shared variable x.

Lines 5-28 defines a function lock\_reader() which repeatedly reads the shared variable x while holding the lock specified by arg. Line 10 casts arg to a pointer to a pthread\_mutex\_t, as required by the pthread\_mutex\_lock() and pthread\_mutex\_unlock() primitives.

Quick Quiz 4.10: Why not simply make the argument to lock\_reader() on line 5 of Listing 4.5 be a pointer to a pthread\_mutex\_t? ■

Lines 12-15 acquire the specified pthread\_mutex\_t, checking for errors and exiting the program if any occur. Lines 16-23 repeatedly check the value of x, printing the new value each time that it changes. Line 22 sleeps for one millisecond, which allows this demonstration to run nicely on a uniprocessor machine. Lines 24-27 release the pthread\_mutex\_t, again checking for errors and exiting the program if any occur. Finally, line 28 returns NULL, again to match the function type required by pthread\_create().

**Quick Quiz 4.11:** Writing four lines of code for each acquisition and release of a pthread\_mutex\_t sure seems painful! Isn't there a better way?

Lines 31-49 of Listing 4.5 shows lock\_writer(), which periodically update the shared variable x while holding the specified pthread\_mutex\_t. As with lock\_reader(), line 34 casts arg to a pointer to pthread\_mutex\_t, lines 36-39 acquires the specified lock, and lines 44-47 releases it. While holding the lock, lines 40-

**Listing 4.5:** Demonstration of Exclusive Locks

```
1 pthread_mutex_t lock_a = PTHREAD_MUTEX INITIALIZER;
 2 pthread_mutex_t lock_b = PTHREAD_MUTEX_INITIALIZER;
 3 int x = 0:
 5 void *lock reader(void *arg)
 6
     int i:
 8
     int newx = -1;
     int oldx = -1;
9
10
     pthread_mutex_t *pmlp = (pthread_mutex_t *)arg;
11
12
     if (pthread_mutex_lock(pmlp) != 0) {
13
      perror("lock_reader:pthread_mutex_lock");
14
       exit(-1);
15
16
     for (i = 0; i < 100; i++) {
17
      newx = READ_ONCE(x);
18
       if (newx != oldx) {
19
         printf("lock_reader(): x = %d\n", newx);
20
21
       oldx = newx;
22
      poll(NULL, 0, 1);
23
     if (pthread_mutex_unlock(pmlp) != 0) {
25
      perror("lock_reader:pthread_mutex_unlock");
26
       exit(-1);
27
28
     return NULL:
29 }
31 void *lock_writer(void *arg)
32 {
     pthread_mutex_t *pmlp = (pthread_mutex_t *)arg;
35
36
     if (pthread_mutex_lock(pmlp) != 0) {
37
      perror("lock_writer:pthread_mutex_lock");
38
       exit(-1);
39
     for (i = 0; i < 3; i++) {
40
41
      WRITE_ONCE(x, READ_ONCE(x) + 1);
42
      pol1(NULL, 0, 5);
43
     if (pthread mutex unlock(pmlp) != 0) {
44
45
      perror("lock_writer:pthread_mutex_unlock");
46
       exit(-1):
47
     return NULL:
48
49 }
```

43 increment the shared variable x, sleeping for five milliseconds between each increment. Finally, lines 44-47 release the lock.

Listing 4.6 shows a code fragment that runs lock\_reader() and lock\_writer() as threads using the same lock, namely, lock\_a. Lines 2-6 create a thread running lock\_reader(), and then Lines 7-11 create a thread running lock\_writer(). Lines 12-19 wait for both threads to complete. The output of this code fragment is as follows:

```
Creating two threads using same lock: lock_reader(): x = 0
```

Because both threads are using the same lock, the

Listing 4.6: Demonstration of Same Exclusive Lock

```
printf("Creating two threads using same lock:\n");
     if (pthread_create(&tid1, NULL,
3
                        lock_reader, &lock_a) != 0) {
       perror("pthread_create");
 4
5
       exit(-1):
    }
 6
     if (pthread_create(&tid2, NULL,
 8
                        lock_writer, &lock_a) != 0) {
9
       perror("pthread_create");
10
       exit(-1);
    }
11
     if (pthread_join(tid1, &vp) != 0) {
12
       perror("pthread_join");
13
14
       exit(-1):
16
     if (pthread_join(tid2, &vp) != 0) {
17
       perror("pthread_join");
18
       exit(-1);
```

**Listing 4.7:** Demonstration of Different Exclusive Locks

```
printf("Creating two threads w/different locks:\n");
     x = 0:
     if (pthread create(&tid1, NULL,
 3
                        lock_reader, &lock_a) != 0) {
       perror("pthread_create");
 5
 6
       exit(-1);
     }
 7
     if (pthread_create(&tid2, NULL,
 8
 9
                        lock_writer, &lock_b) != 0) {
       perror("pthread_create");
10
11
       exit(-1);
12
13
     if (pthread_join(tid1, &vp) != 0) {
14
       perror("pthread_join");
15
       exit(-1);
16
17
     if (pthread_join(tid2, &vp) != 0) {
18
       perror("pthread_join");
19
       exit(-1):
20
```

lock\_reader() thread cannot see any of the intermediate values of x produced by lock\_writer() while holding the lock.

**Quick Quiz 4.12:** Is "x = 0" the only possible output from the code fragment shown in Listing 4.6? If so, why? If not, what other output could appear, and why?

Listing 4.7 shows a similar code fragment, but this time using different locks: lock\_a for lock\_reader() and lock\_b for lock\_writer(). The output of this code fragment is as follows:

```
Creating two threads w/different locks:
lock_reader(): x = 0
lock_reader(): x = 1
lock_reader(): x = 2
lock_reader(): x = 3
```

Because the two threads are using different locks, they do not exclude each other, and can run concurrently. The lock\_reader() function can therefore see the interme-

diate values of x stored by lock\_writer().

**Quick Quiz 4.13:** Using different locks could cause quite a bit of confusion, what with threads seeing each others' intermediate states. So should well-written parallel programs restrict themselves to using a single lock in order to avoid this kind of confusion? ■

Quick Quiz 4.14: In the code shown in Listing 4.7, is lock\_reader() guaranteed to see all the values produced by lock\_writer()? Why or why not? ■

**Quick Quiz 4.15:** Wait a minute here!!! Listing 4.6 didn't initialize shared variable x, so why does it need to be initialized in Listing 4.7? ■

Although there is quite a bit more to POSIX exclusive locking, these primitives provide a good start and are in fact sufficient in a great many situations. The next section takes a brief look at POSIX reader-writer locking.

#### 4.2.4 POSIX Reader-Writer Locking

The POSIX API provides a reader-writer lock, which is represented by a pthread\_rwlock\_t. As with pthread\_mutex\_t, pthread\_rwlock\_t may be statically initialized via PTHREAD\_RWLOCK\_INITIALIZER or dynamically initialized via the pthread\_rwlock\_init() primitive. The pthread\_rwlock\_rdlock() primitive read-acquires the specified pthread\_rwlock\_t, the pthread\_rwlock\_wrlock() primitive write-acquires it, and the pthread\_rwlock\_unlock() primitive releases it. Only a single thread may write-hold a given pthread\_rwlock\_t at any given time, but multiple threads may read-hold a given pthread\_rwlock\_t, at least while there is no thread currently write-holding it.

As you might expect, reader-writer locks are designed for read-mostly situations. In these situations, a reader-writer lock can provide greater scalability than can an exclusive lock because the exclusive lock is by definition limited to a single thread holding the lock at any given time, while the reader-writer lock permits an arbitrarily large number of readers to concurrently hold the lock. However, in practice, we need to know how much additional scalability is provided by reader-writer locks.

Listing 4.8 (rwlockscale.c) shows one way of measuring reader-writer lock scalability. Line 1 shows the definition and initialization of the reader-writer lock, line 2 shows the holdtime argument controlling the time each thread holds the reader-writer lock, line 3 shows the thinktime argument controlling the time between the release of the reader-writer lock and the next acquisition, line 4 defines the readcounts array into which each

Listing 4.8: Measuring Reader-Writer Lock Scalability

```
1 pthread_rwlock_t rwl = PTHREAD_RWLOCK_INITIALIZER;
 2 int holdtime = 0;
 3 int thinktime = 0;
 4 long long *readcounts;
  int nreadersrunning = 0;
7 #define GOFLAG_INIT 0
 8 #define GOFLAG_RUN 1
9 #define GOFLAG STOP 2
10 char goflag = GOFLAG_INIT;
12 void *reader(void *arg)
13 {
14
     int i;
     long long loopcnt = 0;
15
16
     long me = (long)arg;
17
      _sync_fetch_and_add(&nreadersrunning, 1);
18
     while (READ_ONCE(goflag) == GOFLAG_INIT) {
19
20
21
22
     while (READ_ONCE(goflag) == GOFLAG_RUN) {
       if (pthread_rwlock_rdlock(&rwl) != 0)
23
24
         perror("pthread_rwlock_rdlock");
25
         exit(-1);
26
27
       for (i = 1; i < holdtime; i++) {</pre>
28
         barrier();
29
30
          (pthread_rwlock_unlock(&rwl) != 0) {
31
         perror("pthread_rwlock_unlock");
32
         exit(-1):
33
34
       for (i = 1; i < thinktime; i++) {</pre>
35
         barrier();
36
37
       loopcnt++;
38
39
     readcounts[me] = loopcnt:
40
     return NULL;
```

reader thread places the number of times it acquired the lock, and line 5 defines the nreadersrunning variable, which determines when all reader threads have started running.

Lines 7-10 define goflag, which synchronizes the start and the end of the test. This variable is initially set to GOFLAG\_INIT, then set to GOFLAG\_RUN after all the reader threads have started, and finally set to GOFLAG\_STOP to terminate the test run.

Lines 12-41 define reader(), which is the reader thread. Line 18 atomically increments the nreadersrunning variable to indicate that this thread is now running, and lines 19-21 wait for the test to start. The READ\_ONCE() primitive forces the compiler to fetch goflag on each pass through the loop—the compiler would otherwise be within its rights to assume that the value of goflag would never change.

**Quick Quiz 4.16:** Instead of using READ\_ONCE() everywhere, why not just declare goflag as volatile on




Figure 4.2: Reader-Writer Lock Scalability

line 10 of Listing 4.8? ■

Quick Quiz 4.17: READ\_ONCE() only affects the compiler, not the CPU. Don't we also need memory barriers to make sure that the change in goflag's value propagates to the CPU in a timely fashion in Listing 4.8? ■

Quick Quiz 4.18: Would it ever be necessary to use READ\_ONCE() when accessing a per-thread variable, for example, a variable declared using GCC's \_\_thread storage class?

The loop spanning lines 22-38 carries out the performance test. Lines 23-26 acquire the lock, lines 27-29 hold the lock for the specified duration (and the barrier() directive prevents the compiler from optimizing the loop out of existence), lines 30-33 release the lock, and lines 34-36 wait for the specified duration before re-acquiring the lock. Line 37 counts this lock acquisition.

Line 39 moves the lock-acquisition count to this thread's element of the readcounts[] array, and line 40 returns, terminating this thread.

Figure 4.2 shows the results of running this test on a 64-core POWER5 system with two hardware threads per core for a total of 128 software-visible CPUs. The thinktime parameter was zero for all these tests, and the holdtime parameter set to values ranging from one thousand ("1K" on the graph) to 100 million ("100M" on the graph). The actual value plotted is:

$$\frac{L_N}{NL_1} \tag{4.1}$$

where N is the number of threads,  $L_N$  is the number of

lock acquisitions by N threads, and  $L_1$  is the number of lock acquisitions by a single thread. Given ideal hardware and software scalability, this value will always be 1.0.

As can be seen in the figure, reader-writer locking scalability is decidedly non-ideal, especially for smaller sizes of critical sections. To see why read-acquisition can be so slow, consider that all the acquiring threads must update the pthread\_rwlock\_t data structure. Therefore, if all 128 executing threads attempt to read-acquire the reader-writer lock concurrently, they must update this underlying pthread\_rwlock\_t one at a time. One lucky thread might do so almost immediately, but the least-lucky thread must wait for all the other 127 threads to do their updates. This situation will only get worse as you add CPUs.

**Quick Quiz 4.19:** Isn't comparing against single-CPU throughput a bit harsh? ■

Quick Quiz 4.20: But 1,000 instructions is not a particularly small size for a critical section. What do I do if I need a much smaller critical section, for example, one containing only a few tens of instructions? ■

Quick Quiz 4.21: In Figure 4.2, all of the traces other than the 100M trace deviate gently from the ideal line. In contrast, the 100M trace breaks sharply from the ideal line at 64 CPUs. In addition, the spacing between the 100M trace and the 10M trace is much smaller than that between the 10M trace and the 1M trace. Why does the 100M trace behave so much differently than the other traces?

**Quick Quiz 4.22:** POWER5 is more than a decade old, and new hardware should be faster. So why should anyone worry about reader-writer locks being slow?

Despite these limitations, reader-writer locking is quite useful in many cases, for example when the readers must do high-latency file or network I/O. There are alternatives, some of which will be presented in Chapters 5 and 9.

#### 4.2.5 Atomic Operations (GCC Classic)

Given that Figure 4.2 shows that the overhead of reader-writer locking is most severe for the smallest critical sections, it would be nice to have some other way to protect the tiniest of critical sections. One such way are atomic operations. We have seen one atomic operations already, in the form of the \_\_sync\_fetch\_and\_add() primitive on line 18 of Listing 4.8. This primitive atomically adds the value of its second argument to the value referenced by its first argument, returning the old value (which was ignored in this case). If a pair of threads concurrently ex-

ecute \_\_sync\_fetch\_and\_add() on the same variable, the resulting value of the variable will include the result of both additions.

The GNU C compiler offers a number of additional atomic operations, including \_\_sync\_fetch\_and\_sub(), \_\_sync\_fetch\_and\_or(), \_\_sync\_fetch\_ and\_and(), \_\_sync\_fetch\_and\_xor(), and \_\_sync\_fetch\_and\_nand(), all of which return the old value. If you instead need the new value, you can instead use the \_\_sync\_add\_and\_fetch(), \_\_sync\_sub\_and\_fetch(), \_\_sync\_or\_and\_fetch(), \_\_sync\_and\_and\_fetch(), and \_\_sync\_nand\_and\_fetch() primitives.

**Quick Quiz 4.23:** Is it really necessary to have both sets of primitives? ■

The classic compare-and-swap operation is provided by a pair of primitives, \_\_sync\_bool\_compare\_ and\_swap() and \_\_sync\_val\_compare\_and\_swap(). Both of these primitive atomically update a location to a new value, but only if its prior value was equal to the specified old value. The first variant returns 1 if the operation succeeded and 0 if it failed, for example, if the prior value was not equal to the specified old value. The second variant returns the prior value of the location, which, if equal to the specified old value, indicates that the operation succeeded. Either of the compare-and-swap operation is "universal" in the sense that any atomic operation on a single location can be implemented in terms of compareand-swap, though the earlier operations are often more efficient where they apply. The compare-and-swap operation is also capable of serving as the basis for a wider set of atomic operations, though the more elaborate of these often suffer from complexity, scalability, and performance problems [Her90].

The \_\_sync\_synchronize() primitive issues a "memory barrier", which constrains both the compiler's and the CPU's ability to reorder operations, as discussed in Chapter 15. In some cases, it is sufficient to constrain the compiler's ability to reorder operations, while allowing the CPU free rein, in which case the barrier() primitive may be used, as it in fact was on line 28 of Listing 4.8. In some cases, it is only necessary to ensure that the compiler avoids optimizing away a given memory read, in which case the READ\_ONCE() primitive may be used, as it was on line 17 of Listing 4.5. Similarly, the WRITE\_ONCE() primitive may be used to prevent the compiler from optimizing away a given memory write. These last three primitives are not provided directly by GCC, but may be implemented straightforwardly as follows:

```
#define ACCESS_ONCE(x) (*(volatile typeof(x) *)&(x))
#define READ_ONCE(x) \
   ({ typeof(x) __x = ACCESS_ONCE(x); __x; })
#define WRITE_ONCE(x, val) ({ ACCESS_ONCE(x) = (val); })
#define barrier() __asm__ __volatile__("": : :"memory")
```

Quick Quiz 4.24: Given that these atomic operations will often be able to generate single atomic instructions that are directly supported by the underlying instruction set, shouldn't they be the fastest possible way to get things done? ■

#### 4.2.6 Atomic Operations (C11)

The C11 standard added atomic operations, including loads (atomic\_load()), stores (atomic\_store()), memory barriers (atomic\_thread\_fence() atomic\_signal\_fence()), and read-modify-write The read-modify-write atomics include atomic\_fetch\_add(), atomic\_fetch\_sub(), atomic\_fetch\_and(), atomic\_fetch\_xor(), atomic\_exchange(), atomic\_compare\_exchange\_ strong(), and atomic\_compare\_exchange\_weak(). These operate in a manner similar to those described in Section 4.2.5, but with the addition of memory-order arguments to explicit variants of all of the operations. Without memory-order arguments, all the atomic operations are fully ordered, and the arguments permit weaker orderings. For example, "memory\_order\_ explicit(&a, memory\_order\_relaxed)" is vaguely similar to the Linux kernel's "READ\_ONCE()".1

One restriction of the C11 atomics is that they apply only to special atomic types, which can be problematic. The GNU C compiler therefore provides atomic intrinsics, including \_\_atomic\_load(), \_\_atomic\_load\_n(), \_\_atomic\_store(), \_\_atomic\_store\_n() \_\_atomic\_thread\_fence(), etc. These intrinsics offer the same semantics as their C11 counterparts, but may be used on plain non-atomic objects. Some of these intrinsics may be passed a memory-order argument from this list: \_\_ATOMIC\_RELAXED, \_\_ATOMIC\_CONSUME, \_\_ATOMIC\_ACQUIRE, \_\_ATOMIC\_RELEASE, \_\_ATOMIC\_ACQUIRE, and ATOMIC SEQ CST.

#### 4.2.7 Per-Thread Variables

Per-thread variables, also called thread-specific data, thread-local storage, and other less-polite names, are used extremely heavily in concurrent code, as will be explored in Chapters 5 and 8. POSIX supplies the pthread\_key\_create() function to create a per-thread variable (and return the corresponding key), pthread\_key\_delete() to delete the per-thread variable corresponding to key, pthread\_setspecific() to set the value of the current thread's variable corresponding to the specified key, and pthread\_getspecific() to return that value.

A number of compilers (including GCC) provide a \_\_thread specifier that may be used in a variable definition to designate that variable as being per-thread. The name of the variable may then be used normally to access the value of the current thread's instance of that variable. Of course, \_\_thread is much easier to use than the POSIX thead-specific data, and so \_\_thread is usually preferred for code that is to be built only with GCC or other compilers supporting \_\_thread.

Fortunately, the C11 standard introduced a \_Thread\_local keyword that can be used in place of \_\_thread. In the fullness of time, this new keyword should combine the ease of use of \_\_thread with the portability of POSIX thread-specific data.

# 4.3 Alternatives to POSIX Operations

Unfortunately, threading operations, locking primitives, and atomic operations were in reasonably wide use long before the various standards committees got around to them. As a result, there is considerable variation in how these operations are supported. It is still quite common to find these operations implemented in assembly language, either for historical reasons or to obtain better performance in specialized circumstances. For example, GCC's \_\_sync\_ family of primitives all provide full memory-ordering semantics, which in the past motivated many developers to create their own implementations for situations where the full memory ordering semantics are not required. The following sections show some alternatives from the Linux kernel and some historical primitives used by this book's sample code.

#### 4.3.1 Organization and Initialization

Although many environments do not require any special initialization code, the code samples in this book start with a call to smp\_init(), which initializes a mapping from pthread\_t to consecutive integers. The userspace RCU library similarly requires a call to rcu\_init(). Al-

 $<sup>^{\</sup>rm I}$  Memory ordering is described in more detail in Chapter 15 and Appendix C.

though these calls can be hidden in environments (such as that of GCC) that support constructors, most of the RCU flavors supported by the userspace RCU library also require each thread invoke rcu\_register\_thread() upon thread creation and rcu\_unregister\_thread() before thread exit.

In the case of the Linux kernel, it is a philosophical question as to whether the kernel does not require calls to special initialization code or whether the kernel's boottime code is in fact the required initialization code.

### **4.3.2** Thread Creation, Destruction, and Control

The Linux kernel uses struct task\_struct pointers to track kthreads, kthread\_create() to create them, kthread\_should\_stop() to externally suggest that they stop (which has no POSIX equivalent), kthread\_stop() to wait for them to stop, and schedule\_timeout\_interruptible() for a timed wait. There are quite a few additional kthread-management APIs, but this provides a good start, as well as good search terms.

The CodeSamples API focuses on "threads", which are a locus of control.<sup>2</sup> Each such thread has an identifier of type thread\_id\_t, and no two threads running at a given time will have the same identifier. Threads share everything except for per-thread local state,<sup>3</sup> which includes program counter and stack.

The thread API is shown in Listing 4.9, and members are described in the following sections.

#### 4.3.2.1 create\_thread()

The create\_thread() primitive creates a new thread, starting the new thread's execution at the function func specified by create\_thread()'s first argument, and passing it the argument specified by create\_thread()'s second argument. This newly created thread will terminate when it returns from the starting function specified by func. The create\_thread() primitive returns the thread\_id\_t corresponding to the newly created child thread.

This primitive will abort the program if more than NR\_THREADS threads are created, counting the one implicitly created by running the program. NR\_THREADS is a compile-time constant that may be modified, though some

systems may have an upper bound for the allowable number of threads.

#### **4.3.2.2** smp\_thread\_id()

Because the thread\_id\_t returned from create\_thread() is system-dependent, the smp\_thread\_id() primitive returns a thread index corresponding to the thread making the request. This index is guaranteed to be less than the maximum number of threads that have been in existence since the program started, and is therefore useful for bitmasks, array indices, and the like.

#### 4.3.2.3 for\_each\_thread()

The for\_each\_thread() macro loops through all threads that exist, including all threads that *would* exist if created. This macro is useful for handling per-thread variables as will be seen in Section 4.2.7.

#### 4.3.2.4 for\_each\_running\_thread()

The for\_each\_running\_thread() macro loops through only those threads that currently exist. It is the caller's responsibility to synchronize with thread creation and deletion if required.

#### **4.3.2.5** wait\_thread()

The wait\_thread() primitive waits for completion of the thread specified by the thread\_id\_t passed to it. This in no way interferes with the execution of the specified thread; instead, it merely waits for it. Note that wait\_thread() returns the value that was returned by the corresponding thread.

#### 4.3.2.6 wait\_all\_threads()

The wait\_all\_threads() primitive waits for completion of all currently running threads. It is the caller's responsibility to synchronize with thread creation and deletion if required. However, this primitive is normally used to clean up at the end of a run, so such synchronization is normally not needed.

#### 4.3.2.7 Example Usage

Listing 4.10 shows an example hello-world-like child thread. As noted earlier, each thread is allocated its own stack, so each thread has its own private arg argument and myarg variable. Each child simply prints its argument

<sup>&</sup>lt;sup>2</sup> There are many other names for similar software constructs, including "process", "task", "fiber", "event", and so on. Similar design principles apply to all of them.

<sup>&</sup>lt;sup>3</sup> How is that for a circular definition?

#### Listing 4.9: Thread API

```
int smp_thread_id(void)
thread_id_t create_thread(void *(*func)(void *), void *arg)
for_each_thread(t)
for_each_running_thread(t)
void *wait_thread(thread_id_t tid)
void wait_all_threads(void)
```

#### Listing 4.10: Example Child Thread

#### Listing 4.11: Example Parent Thread

```
1 int main(int argc, char *argv[])
 2 {
 3
     int i;
     int nkids = 1;
     smp init():
     if (argc > 1) {
      nkids = strtoul(argv[1], NULL, 0);
       if (nkids > NR THREADS) {
9
10
         fprintf(stderr, "nkids=%d too big, max=%d\n",
           nkids, NR_THREADS);
11
         usage(argv[0]);
12
      }
13
14
     printf("Parent spawning %d threads.\n", nkids);
15
     for (i = 0: i < nkids: i++)
16
17
       create_thread(thread_test, (void *)i);
18
     wait all threads():
     printf("All threads completed.\n", nkids);
19
20
     exit(0);
21 }
```

and its smp\_thread\_id() before exiting. Note that the return statement on line 7 terminates the thread, returning a NULL to whoever invokes wait\_thread() on this thread.

The parent program is shown in Listing 4.11. It invokes smp\_init() to initialize the threading system on line 6, parses arguments on lines 7-14, and announces its presence on line 15. It creates the specified number of child threads on lines 16-17, and waits for them to complete on line 18. Note that wait\_all\_threads() discards the threads return values, as in this case they are all NULL, which is not very interesting.

**Quick Quiz 4.25:** What happened to the Linux-kernel equivalents to fork() and wait()? ■

#### Listing 4.12: Locking API

```
void spin_lock_init(spinlock_t *sp);
void spin_lock(spinlock_t *sp);
int spin_trylock(spinlock_t *sp);
void spin_unlock(spinlock_t *sp);
```

#### 4.3.3 Locking

A good starting subset of the Linux kernel's locking API is shown in Listing 4.12, each API element being described in the following sections. This book's CodeSamples locking API closely follows that of the Linux kernel.

#### 4.3.3.1 spin\_lock\_init()

The spin\_lock\_init() primitive initializes the specified spinlock\_t variable, and must be invoked before this variable is passed to any other spinlock primitive.

#### 4.3.3.2 spin\_lock()

The spin\_lock() primitive acquires the specified spin-lock, if necessary, waiting until the spinlock becomes available. In some environments, such as pthreads, this waiting will involve "spinning", while in others, such as the Linux kernel, it will involve blocking.

The key point is that only one thread may hold a spinlock at any given time.

#### **4.3.3.3** spin trylock()

The spin\_trylock() primitive acquires the specified spinlock, but only if it is immediately available. It returns true if it was able to acquire the spinlock and false otherwise.

#### 4.3.3.4 spin\_unlock()

The spin\_unlock() primitive releases the specified spinlock, allowing other threads to acquire it.

#### 4.3.3.5 Example Usage

A spinlock named mutex may be used to protect a variable counter as follows:

```
spin_lock(&mutex);
counter++;
spin_unlock(&mutex);
```

**Quick Quiz 4.26:** What problems could occur if the variable counter were incremented without the protection of mutex? ■

However, the spin\_lock() and spin\_unlock() primitives do have performance consequences, as will be seen in Section 4.3.6.

#### 4.3.4 Atomic Operations

The Linux kernel provides a wide variety of atomic operations, but those defined on type atomic\_t provide a good start. Normal non-tearing reads and stores are provided by atomic\_read() and atomic\_set(), respectively. Acquire load is provided by smp\_load\_acquire() and release store by smp\_store\_release().

Non-value-returning fetch-and-add operations are provided by atomic\_add(), atomic\_sub(), atomic\_inc(), and atomic\_dec(), among others. An atomic decrement that returns a reached-zero indication is provided by both atomic\_dec\_and\_test() and atomic\_sub\_and\_test(). An atomic add that returns the new value is provided by atomic\_add\_return(). Both atomic\_add\_unless() and atomic\_inc\_not\_zero() provide conditional atomic operations, where nothing happens unless the original value of the atomic variable is different than the value specified (these are very handy for managing reference counters, for example).

An atomic exchange operation is provided by atomic\_xchg(), and the celebrated compare-and-swap (CAS) operation is provided by atomic\_cmpxchg(). Both of these return the old value. Many additional atomic RMW primitives are available in the Linux kernel, see the Documentation/atomic\_ops.txt file in the Linux-kernel source tree.

This book's CodeSamples API closely follows that of the Linux kernel.

#### 4.3.5 Per-CPU Variables

The Linux kernel uses DEFINE\_PER\_CPU() to define a per-CPU variable, this\_cpu\_ptr() to form a reference to this CPU's instance of a given per-CPU variable, per\_cpu() to access a specified CPU's instance of a given per-CPU variable, along with many other special-purpose per-CPU operations.

Listing 4.13 shows this book's per-thread-variable API, which is patterned after the Linux kernel's per-CPU-variable API. This API provides the per-thread equivalent of global variables. Although this API is, strictly speaking, not necessary<sup>4</sup>, it can provide a good userspace analogy to Linux kernel code.

#### Listing 4.13: Per-Thread-Variable API

DEFINE\_PER\_THREAD(type, name)
DECLARE\_PER\_THREAD(type, name)
per\_thread(name, thread)
\_\_get\_thread\_var(name)
init\_per\_thread(name, v)

**Quick Quiz 4.27:** How could you work around the lack of a per-thread-variable API on systems that do not provide it? ■

#### 4.3.5.1 DEFINE PER THREAD()

The DEFINE\_PER\_THREAD() primitive defines a perthread variable. Unfortunately, it is not possible to provide an initializer in the way permitted by the Linux kernel's DEFINE\_PER\_THREAD() primitive, but there is an init\_ per\_thread() primitive that permits easy runtime initialization.

#### 4.3.5.2 DECLARE\_PER\_THREAD()

The DECLARE\_PER\_THREAD() primitive is a declaration in the C sense, as opposed to a definition. Thus, a DECLARE\_PER\_THREAD() primitive may be used to access a per-thread variable defined in some other file.

#### 4.3.5.3 per\_thread()

The per\_thread() primitive accesses the specified thread's variable.

#### 4.3.5.4 \_\_get\_thread\_var()

The \_\_get\_thread\_var() primitive accesses the current thread's variable.

#### 4.3.5.5 init\_per\_thread()

The init\_per\_thread() primitive sets all threads' instances of the specified variable to the specified value. The Linux kernel accomplishes this via normal C initialization, relying in clever use of linker scripts and code executed during the CPU-online process.

<sup>4</sup> You could instead use \_\_thread or \_Thread\_local.

#### 4.3.5.6 Usage Example

Suppose that we have a counter that is incremented very frequently but read out quite rarely. As will become clear in Section 4.3.6, it is helpful to implement such a counter using a per-thread variable. Such a variable can be defined as follows:

```
DEFINE_PER_THREAD(int, counter);
The counter must be initialized as follows:
init_per_thread(counter, 0);
```

A thread can increment its instance of this counter as follows:

```
__get_thread_var(counter)++;
```

The value of the counter is then the sum of its instances. A snapshot of the value of the counter can thus be collected as follows:

```
for_each_thread(i)
  sum += per_thread(counter, i);
```

Again, it is possible to gain a similar effect using other mechanisms, but per-thread variables combine convenience and high performance.

#### 4.3.6 Performance

It is instructive to compare the performance of the locked increment shown in Section 4.3.4 to that of per-CPU (or per-thread) variables (see Section 4.3.5), as well as to conventional increment (as in "counter++").

The difference in performance is quite large, to put it mildly. The purpose of this book is to help you write SMP programs, perhaps with realtime response, while avoiding such performance pitfalls. Chapter 5 starts this process by describing a few parallel counting algorithms.

# 4.4 The Right Tool for the Job: How to Choose?

As a rough rule of thumb, use the simplest tool that will get the job done. If you can, simply program sequentially. If that is insufficient, try using a shell script to mediate parallelism. If the resulting shell-script fork()/exec()

overhead (about 480 microseconds for a minimal C program on an Intel Core Duo laptop) is too large, try using the C-language fork() and wait() primitives. If the overhead of these primitives (about 80 microseconds for a minimal child process) is still too large, then you might need to use the POSIX threading primitives, choosing the appropriate locking and/or atomic-operation primitives. If the overhead of the POSIX threading primitives (typically sub-microsecond) is too great, then the primitives introduced in Chapter 9 may be required. Always remember that inter-process communication and message-passing can be good alternatives to shared-memory multithreaded execution.

**Quick Quiz 4.28:** Wouldn't the shell normally use vfork() rather than fork()? ■

Of course, the actual overheads will depend not only on your hardware, but most critically on the manner in which you use the primitives. In particular, randomly hacking multi-threaded code is a spectacularly bad idea, especially given that shared-memory parallel systems use your own intelligence against you: The smarter you are, the deeper a hole you will dig for yourself before you realize that you are in trouble [Pok16]. Therefore, it is necessary to make the right design choices as well as the correct choice of individual primitives, as is discussed at length in subsequent chapters.

### Chapter 5

Unknown

### **Counting**

Counting is perhaps the simplest and most natural thing a computer can do. However, counting efficiently and scalably on a large shared-memory multiprocessor can be quite challenging. Furthermore, the simplicity of the underlying concept of counting allows us to explore the fundamental issues of concurrency without the distractions of elaborate data structures or complex synchronization primitives. Counting therefore provides an excellent introduction to parallel programming.

This chapter covers a number of special cases for which there are simple, fast, and scalable counting algorithms. But first, let us find out how much you already know about concurrent counting.

**Quick Quiz 5.1:** Why on earth should efficient and scalable counting be hard? After all, computers have special hardware for the sole purpose of doing counting, addition, subtraction, and lots more besides, don't they???

Quick Quiz 5.2: Network-packet counting problem. Suppose that you need to collect statistics on the number of networking packets (or total number of bytes) transmitted and/or received. Packets might be transmitted or received by any CPU on the system. Suppose further that this large machine is capable of handling a million packets per second, and that there is a systems-monitoring package that reads out the count every five seconds. How would you implement this statistical counter?

Quick Quiz 5.3: Approximate structure-allocation limit problem. Suppose that you need to maintain a count of the number of structures allocated in order to fail any allocations once the number of structures in use exceeds a limit (say, 10,000). Suppose further that these structures are short-lived, that the limit is rarely exceeded, and that a "sloppy" approximate limit is acceptable.

Quick Quiz 5.4: Exact structure-allocation limit problem. Suppose that you need to maintain a count

of the number of structures allocated in order to fail any allocations once the number of structures in use exceeds an exact limit (again, say 10,000). Suppose further that these structures are short-lived, and that the limit is rarely exceeded, that there is almost always at least one structure in use, and suppose further still that it is necessary to know exactly when this counter reaches zero, for example, in order to free up some memory that is not required unless there is at least one structure in use.

Quick Quiz 5.5: Removable I/O device access-count problem. Suppose that you need to maintain a reference count on a heavily used removable mass-storage device, so that you can tell the user when it is safe to remove the device. This device follows the usual removal procedure where the user indicates a desire to remove the device, and the system tells the user when it is safe to do so.

The remainder of this chapter will develop answers to these questions. Section 5.1 asks why counting on multicore systems isn't trivial, and Section 5.2 looks into ways of solving the network-packet counting problem. Section 5.3 investigates the approximate structure-allocation limit problem, while Section 5.4 takes on the exact structure-allocation limit problem. Section 5.5 discusses how to use the various specialized parallel counters introduced in the preceding sections. Finally, Section 5.6 concludes the chapter with performance measurements.

Sections 5.1 and 5.2 contain introductory material, while the remaining sections are more appropriate for advanced students.

# 5.1 Why Isn't Concurrent Counting Trivial?

Let's start with something simple, for example, the straightforward use of arithmetic shown in Listing 5.1 (count\_nonatomic.c). Here, we have a counter on line 1, we increment it on line 5, and we read out its value on line 10. What could be simpler?

This approach has the additional advantage of being blazingly fast if you are doing lots of reading and almost no incrementing, and on small systems, the performance is excellent.

There is just one large fly in the ointment: this approach can lose counts. On my dual-core laptop, a short run invoked inc\_count() 100,014,000 times, but the final value of the counter was only 52,909,118. Although approximate values do have their place in computing, accuracies far greater than 50% are almost always necessary.

Quick Quiz 5.6: But doesn't the ++ operator produce an x86 add-to-memory instruction? And won't the CPU cache cause this to be atomic? ■

Quick Quiz 5.7: The 8-figure accuracy on the number of failures indicates that you really did test this. Why would it be necessary to test such a trivial program, especially when the bug is easily seen by inspection? ■

The straightforward way to count accurately is to use atomic operations, as shown in Listing 5.2 (count\_atomic.c). Line 1 defines an atomic variable, line 5 atomically increments it, and line 10 reads it out. Because this is atomic, it keeps perfect count. However, it is slower: on a Intel Core Duo laptop, it is about six times slower than non-atomic increment when a single thread is incrementing, and more than *ten times* slower if two threads are incrementing.<sup>1</sup>

```
Listing 5.1: Just Count!

1 long counter = 0;
2
3 void inc_count(void)
4 {
5 counter++;
6 }
7
8 long read_count(void)
9 {
10 return counter;
11 }
```

```
Listing 5.2: Just Count Atomically!

1 atomic_t counter = ATOMIC_INIT(0);
2
3 void inc count(void)
```

```
2
3 void inc_count(void)
4 {
5    atomic_inc(&counter);
6 }
7
8 long read_count(void)
9 {
10    return atomic_read(&counter);
11 }
```




Figure 5.1: Atomic Increment Scalability on Nehalem

This poor performance should not be a surprise, given the discussion in Chapter 3, nor should it be a surprise that the performance of atomic increment gets slower as the number of CPUs and threads increase, as shown in Figure 5.1. In this figure, the horizontal dashed line resting on the x axis is the ideal performance that would be achieved by a perfectly scalable algorithm: with such an algorithm, a given increment would incur the same overhead that it would in a single-threaded program. Atomic increment of a single global variable is clearly decidedly non-ideal, and gets worse as you add CPUs.

**Quick Quiz 5.8:** Why doesn't the dashed line on the x axis meet the diagonal line at x = 1?

Quick Quiz 5.9: But atomic increment is still pretty fast. And incrementing a single variable in a tight loop sounds pretty unrealistic to me, after all, most of the program's execution should be devoted to actually doing work, not accounting for the work it has done! Why should I care about making this go faster?

proach is to simply assign a large value to the counter. Nevertheless, there is likely to be a role for algorithms that use carefully relaxed notions of correctness in order to gain greater performance and scalability [And91, ACMS03, Ung11].

<sup>&</sup>lt;sup>1</sup> Interestingly enough, a pair of threads non-atomically incrementing a counter will cause the counter to increase more quickly than a pair of threads atomically incrementing the counter. Of course, if your only goal is to make the counter increase quickly, an easier ap-




Figure 5.2: Data Flow For Global Atomic Increment




Figure 5.3: Waiting to Count

For another perspective on global atomic increment, consider Figure 5.2. In order for each CPU to get a chance to increment a given global variable, the cache line containing that variable must circulate among all the CPUs, as shown by the red arrows. Such circulation will take significant time, resulting in the poor performance seen in Figure 5.1, which might be thought of as shown in Figure 5.3.

The following sections discuss high-performance counting, which avoids the delays inherent in such circulation.

**Quick Quiz 5.10:** But why can't CPU designers simply ship the addition operation to the data, avoiding the need to circulate the cache line containing the global variable being incremented? ■

Listing 5.3: Array-Based Per-Thread Statistical Counters

```
1 DEFINE_PER_THREAD(long, counter);
3
  void inc_count(void)
       _get_thread_var(counter)++;
6
8 long read_count(void)
9
  {
10
11
     long sum = 0;
12
13
     for_each_thread(t)
       sum += per_thread(counter, t);
15
     return sum;
```

#### **5.2 Statistical Counters**

This section covers the common special case of statistical counters, where the count is updated extremely frequently and the value is read out rarely, if ever. These will be used to solve the network-packet counting problem posed in Quick Quiz 5.2.

#### 5.2.1 Design

Statistical counting is typically handled by providing a counter per thread (or CPU, when running in the kernel), so that each thread updates its own counter. The aggregate value of the counters is read out by simply summing up all of the threads' counters, relying on the commutative and associative properties of addition. This is an example of the Data Ownership pattern that will be introduced in Section 6.3.4.

**Quick Quiz 5.11:** But doesn't the fact that C's "integers" are limited in size complicate things? ■

#### **5.2.2** Array-Based Implementation

One way to provide per-thread variables is to allocate an array with one element per thread (presumably cache aligned and padded to avoid false sharing).

**Quick Quiz 5.12:** An array??? But doesn't that limit the number of threads? ■

Such an array can be wrapped into per-thread primitives, as shown in Listing 5.3 (count\_stat.c). Line 1 defines an array containing a set of per-thread counters of type long named, creatively enough, counter.

Lines 3-6 show a function that increments the counters, using the \_\_get\_thread\_var() primitive to locate the currently running thread's element of the counter array.




Figure 5.4: Data Flow For Per-Thread Increment

Because this element is modified only by the corresponding thread, non-atomic increment suffices.

Lines 8-16 show a function that reads out the aggregate value of the counter, using the for\_each\_thread() primitive to iterate over the list of currently running threads, and using the per\_thread() primitive to fetch the specified thread's counter. Because the hardware can fetch and store a properly aligned long atomically, and because GCC is kind enough to make use of this capability, normal loads suffice, and no special atomic instructions are required.

Quick Quiz 5.13: What other choice does GCC have, anyway??? ■

**Quick Quiz 5.14:** How does the per-thread counter variable in Listing 5.3 get initialized? ■

**Quick Quiz 5.15:** How is the code in Listing 5.3 supposed to permit more than one counter? ■

This approach scales linearly with increasing number of updater threads invoking inc\_count(). As is shown by the green arrows on each CPU in Figure 5.4, the reason for this is that each CPU can make rapid progress incrementing its thread's variable, without any expensive cross-system communication. As such, this section solves the network-packet counting problem presented at the beginning of this chapter.

**Quick Quiz 5.16:** The read operation takes time to sum up the per-thread values, and during that time, the counter could well be changing. This means that the value returned by  $read\_count()$  in Listing 5.3 will not necessarily be exact. Assume that the counter is being incremented at rate r counts per unit time, and that  $read\_count()$ 's execution consumes  $\Delta$  units of time. What is the expected error in the return value?

However, this excellent update-side scalability comes at

great read-side expense for large numbers of threads. The next section shows one way to reduce read-side expense while still retaining the update-side scalability.

### **5.2.3 Eventually Consistent Implementa-**

One way to retain update-side scalability while greatly improving read-side performance is to weaken consistency requirements. The counting algorithm in the previous section is guaranteed to return a value between the value that an ideal counter would have taken on near the beginning of read\_count()'s execution and that near the end of read\_count()'s execution. Eventual consistency [Vog09] provides a weaker guarantee: in absence of calls to inc\_count(), calls to read\_count() will eventually return an accurate count.

We exploit eventual consistency by maintaining a global counter. However, updaters only manipulate their per-thread counters. A separate thread is provided to transfer counts from the per-thread counters to the global counter. Readers simply access the value of the global counter. If updaters are active, the value used by the readers will be out of date, however, once updates cease, the global counter will eventually converge on the true value—hence this approach qualifies as eventually consistent.

The implementation is shown in Listing 5.4 (count\_stat\_eventual.c). Lines 1-2 show the per-thread variable and the global variable that track the counter's value, and line three shows stopflag which is used to coordinate termination (for the case where we want to terminate the program with an accurate counter value). The inc\_count() function shown on lines 5-9 is similar to its counterpart in Listing 5.3. The read\_count() function shown on lines 11-14 simply returns the value of the global\_count variable.

However, the count\_init() function on lines 35-43 creates the eventual() thread shown on lines 16-33, which cycles through all the threads, summing the perthread local counter and storing the sum to the global\_count variable. The eventual() thread waits an arbitrarily chosen one millisecond between passes. The count\_cleanup() function on lines 45-51 coordinates termination.

This approach gives extremely fast counter read-out while still supporting linear counter-update performance. However, this excellent read-side performance and updateside scalability comes at the cost of the additional thread

Listing 5.4: Array-Based Per-Thread Eventually Consistent

```
1 DEFINE_PER_THREAD(unsigned long, counter);
 2 unsigned long global_count;
 3 int stopflag;
 5
   void inc_count(void)
   {
     WRITE ONCE( get thread var(counter).
                 READ_ONCE(__get_thread_var(counter)) + 1);
 8
 9 }
10
11 unsigned long read_count(void)
12 {
     return READ_ONCE(global_count);
13
14 }
15
16 void *eventual(void *arg)
17 {
18
     int t:
19
     unsigned long sum;
20
     while (READ_ONCE(stopflag) < 3) {
21
22
       sum = 0:
23
       for_each_thread(t)
24
         sum += READ_ONCE(per_thread(counter, t));
25
       WRITE_ONCE(global_count, sum);
26
       poll(NULL, 0, 1);
27
       if (READ_ONCE(stopflag)) {
28
         smp_mb();
29
         WRITE_ONCE(stopflag, READ_ONCE(stopflag) + 1);
       }
30
31
     }
32
     return NULL;
33 }
34
35
   void count init(void)
36
37
     thread id t tid;
38
39
     if (pthread_create(&tid, NULL, eventual, NULL) != 0) {
       perror("count_init:pthread_create");
41
       exit(-1);
42
43 }
   void count_cleanup(void)
     WRITE_ONCE(stopflag, 1);
     while (READ_ONCE(stopflag) < 3)
       poll(NULL, 0, 1);
     smp_mb();
51 }
```

running eventual().

**Quick Quiz 5.17:** Why doesn't inc\_count() in Listing 5.4 need to use atomic instructions? After all, we now have multiple threads accessing the per-thread counters!

**Quick Quiz 5.18:** Won't the single global thread in the function eventual() of Listing 5.4 be just as severe a bottleneck as a global lock would be? ■

Quick Quiz 5.19: Won't the estimate returned by read\_count() in Listing 5.4 become increasingly inaccurate as the number of threads rises? ■

Quick Quiz 5.20: Given that in the eventually-consis-

Listing 5.5: Per-Thread Statistical Counters

```
1 long __thread counter = 0;
 2 long *counterp[NR_THREADS] = { NULL };
 3 long finalcount = 0:
 4 DEFINE_SPINLOCK(final_mutex);
 6 void inc_count(void)
 8
     counter++;
 9 }
10
11 long read_count(void)
12 {
13
14
     long sum;
15
16
     spin_lock(&final_mutex);
17
     sum = finalcount;
     for_each_thread(t)
18
19
       if (counterp[t] != NULL)
         sum += *counterp[t];
20
21
     spin_unlock(&final_mutex);
22
23 }
25
   void count_register_thread(void)
27
     int idx = smp_thread_id();
     spin_lock(&final_mutex);
     counterp[idx] = &counter;
31
     spin_unlock(&final_mutex);
32 }
34 void count_unregister_thread(int nthreadsexpected)
     int idx = smp_thread_id();
37
     spin_lock(&final_mutex);
39
     finalcount += counter;
     counterp[idx] = NULL;
40
41
     spin unlock(&final mutex):
42 }
```

tent algorithm shown in Listing 5.4 both reads and updates have extremely low overhead and are extremely scalable, why would anyone bother with the implementation described in Section 5.2.2, given its costly read-side code?

# 5.2.4 Per-Thread-Variable-Based Implementation

Fortunately, GCC provides an \_\_thread storage class that provides per-thread storage. This can be used as shown in Listing 5.5 (count\_end.c) to implement a statistical counter that not only scales, but that also incurs little or no performance penalty to incrementers compared to simple non-atomic increment.

Lines 1-4 define needed variables: counter is the perthread counter variable, the counterp[] array allows threads to access each others' counters, final count ac-

cumulates the total as individual threads exit, and final\_mutex coordinates between threads accumulating the total value of the counter and exiting threads.

Quick Quiz 5.21: Why do we need an explicit array to find the other threads' counters? Why doesn't GCC provide a per\_thread() interface, similar to the Linux kernel's per\_cpu() primitive, to allow threads to more easily access each others' per-thread variables?

The inc\_count() function used by updaters is quite simple, as can be seen on lines 6-9.

The read\_count() function used by readers is a bit more complex. Line 16 acquires a lock to exclude exiting threads, and line 21 releases it. Line 17 initializes the sum to the count accumulated by those threads that have already exited, and lines 18-20 sum the counts being accumulated by threads currently running. Finally, line 22 returns the sum.

**Quick Quiz 5.22:** Doesn't the check for NULL on line 19 of Listing 5.5 add extra branch mispredictions? Why not have a variable set permanently to zero, and point unused counter-pointers to that variable rather than setting them to NULL? ■

Quick Quiz 5.23: Why on earth do we need something as heavyweight as a *lock* guarding the summation in the function read\_count() in Listing 5.5?

Lines 25-32 show the count\_register\_thread() function, which must be called by each thread before its first use of this counter. This function simply sets up this thread's element of the counterp[] array to point to its per-thread counter variable.

Quick Quiz 5.24: Why on earth do we need to acquire the lock in count\_register\_thread() in Listing 5.5? It is a single properly aligned machine-word store to a location that no other thread is modifying, so it should be atomic anyway, right? ■

Lines 34-42 show the count\_unregister\_thread() function, which must be called prior to exit by each thread that previously called count\_register\_thread(). Line 38 acquires the lock, and line 41 releases it, thus excluding any calls to read\_count() as well as other calls to count\_unregister\_thread(). Line 39 adds this thread's counter to the global finalcount, and then line 40 NULLs out its counterp[] array entry. A subsequent call to read\_count() will see the exiting thread's count in the global finalcount, and will skip the exiting thread when sequencing through the counterp[] array, thus obtaining the correct total.

This approach gives updaters almost exactly the same

performance as a non-atomic add, and also scales linearly. On the other hand, concurrent reads contend for a single global lock, and therefore perform poorly and scale abysmally. However, this is not a problem for statistical counters, where incrementing happens often and readout happens almost never. Of course, this approach is considerably more complex than the array-based scheme, due to the fact that a given thread's per-thread variables vanish when that thread exits.

**Quick Quiz 5.25:** Fine, but the Linux kernel doesn't have to acquire a lock when reading out the aggregate value of per-CPU counters. So why should user-space code need to do this???

#### 5.2.5 Discussion

These three implementations show that it is possible to obtain uniprocessor performance for statistical counters, despite running on a parallel machine.

**Quick Quiz 5.26:** What fundamental difference is there between counting packets and counting the total number of bytes in the packets, given that the packets vary in size? ■

Quick Quiz 5.27: Given that the reader must sum all the threads' counters, this could take a long time given large numbers of threads. Is there any way that the increment operation can remain fast and scalable while allowing readers to also enjoy reasonable performance and scalability?

Given what has been presented in this section, you should now be able to answer the Quick Quiz about statistical counters for networking near the beginning of this chapter.

### **5.3** Approximate Limit Counters

Another special case of counting involves limit-checking. For example, as noted in the approximate structure-allocation limit problem in Quick Quiz 5.3, suppose that you need to maintain a count of the number of structures allocated in order to fail any allocations once the number of structures in use exceeds a limit, in this case, 10,000. Suppose further that these structures are short-lived, that this limit is rarely exceeded, and that this limit is approximate in that it is OK to exceed it sometimes by some bounded amount (see Section 5.4 if you instead need the limit to be exact).

#### **5.3.1 Design**

One possible design for limit counters is to divide the limit of 10,000 by the number of threads, and give each thread a fixed pool of structures. For example, given 100 threads, each thread would manage its own pool of 100 structures. This approach is simple, and in some cases works well, but it does not handle the common case where a given structure is allocated by one thread and freed by another [MS93]. On the one hand, if a given thread takes credit for any structures it frees, then the thread doing most of the allocating runs out of structures, while the threads doing most of the freeing have lots of credits that they cannot use. On the other hand, if freed structures are credited to the CPU that allocated them, it will be necessary for CPUs to manipulate each others' counters, which will require expensive atomic instructions or other means of communicating between threads.<sup>2</sup>

In short, for many important workloads, we cannot fully partition the counter. Given that partitioning the counters was what brought the excellent update-side performance for the three schemes discussed in Section 5.2, this might be grounds for some pessimism. However, the eventually consistent algorithm presented in Section 5.2.3 provides an interesting hint. Recall that this algorithm kept two sets of books, a per-thread counter variable for updaters and a global\_count variable for readers, with an eventual() thread that periodically updated global\_count to be eventually consistent with the values of the per-thread counter. The per-thread counter perfectly partitioned the counter value, while global\_count kept the full value.

For limit counters, we can use a variation on this theme, in that we *partially partition* the counter. For example, each of four threads could have a per-thread counter, but each could also have a per-thread maximum value (call it countermax).

But then what happens if a given thread needs to increment its counter, but counter is equal to its countermax? The trick here is to move half of that thread's counter value to a globalcount, then increment counter. For example, if a given thread's counter and countermax variables were both equal to 10, we do the following:

- 1. Acquire a global lock.
- 2. Add five to globalcount.
- <sup>2</sup> That said, if each structure will always be freed by the same CPU (or thread) that allocated it, then this simple partitioning approach works extremely well.

- To balance out the addition, subtract five from this thread's counter.
- 4. Release the global lock.
- Increment this thread's counter, resulting in a value of six.

Although this procedure still requires a global lock, that lock need only be acquired once for every five increment operations, greatly reducing that lock's level of contention. We can reduce this contention as low as we wish by increasing the value of countermax. However, the corresponding penalty for increasing the value of countermax is reduced accuracy of globalcount. To see this, note that on a four-CPU system, if countermax is equal to ten, globalcount will be in error by at most 40 counts. In contrast, if countermax is increased to 100, globalcount might be in error by as much as 400 counts.

This raises the question of just how much we care about globalcount's deviation from the aggregate value of the counter, where this aggregate value is the sum of globalcount and each thread's counter variable. The answer to this question depends on how far the aggregate value is from the counter's limit (call it globalcountmax). The larger the difference between these two values, the larger countermax can be without risk of exceeding the globalcountmax limit. This means that the value of a given thread's countermax variable can be set based on this difference. When far from the limit, the countermax per-thread variables are set to large values to optimize for performance and scalability, while when close to the limit, these same variables are set to small values to minimize the error in the checks against the globalcountmax limit.

This design is an example of *parallel fastpath*, which is an important design pattern in which the common case executes with no expensive instructions and no interactions between threads, but where occasional use is also made of a more conservatively designed (and higher overhead) global algorithm. This design pattern is covered in more detail in Section 6.4.

# **5.3.2** Simple Limit Counter Implementation

Listing 5.6 shows both the per-thread and global variables used by this implementation. The per-thread counter and countermax variables are the corresponding thread's

#### **Listing 5.6:** Simple Limit Counter Variables

```
1 unsigned long __thread counter = 0;
2 unsigned long __thread countermax = 0;
3 unsigned long globalcountmax = 10000;
4 unsigned long globalcount = 0;
5 unsigned long globalreserve = 0;
6 unsigned long *counterp[NR_THREADS] = { NULL };
7 DEFINE_SPINLOCK(gblcnt_mutex);
```




Figure 5.5: Simple Limit Counter Variable Relationships

local counter and the upper bound on that counter, respectively. The globalcountmax variable on line 3 contains the upper bound for the aggregate counter, and the globalcount variable on line 4 is the global counter. The sum of globalcount and each thread's counter gives the aggregate value of the overall counter. The globalreserve variable on line 5 is the sum of all of the per-thread countermax variables. The relationship among these variables is shown by Figure 5.5:

- 1. The sum of globalcount and globalreserve must be less than or equal to globalcountmax.
- 2. The sum of all threads' countermax values must be less than or equal to globalreserve.
- 3. Each thread's counter must be less than or equal to that thread's countermax.

Each element of the counterp[] array references the corresponding thread's counter variable, and, finally, the gblcnt\_mutex spinlock guards all of the global variables, in other words, no thread is permitted to access or

Listing 5.7: Simple Limit Counter Add, Subtract, and Read

```
1 int add_count(unsigned long delta)
 3
     if (countermax - counter >= delta) {
 4
       counter += delta;
 5
       return 1;
 6
     spin_lock(&gblcnt_mutex);
 8
     globalize_count();
     if (globalcountmax
10
         globalcount - globalreserve < delta) {
       spin_unlock(&gblcnt_mutex);
11
12
13
14
     globalcount += delta:
     balance_count();
     spin_unlock(&gblcnt_mutex);
     return 1:
18 }
20 int sub_count(unsigned long delta)
21 {
     if (counter >= delta) {
23
       counter -= delta;
24
       return 1;
25
26
     spin_lock(&gblcnt_mutex);
27
     globalize_count();
28
     if (globalcount < delta) {
29
       spin_unlock(&gblcnt_mutex);
30
       return 0:
31
     globalcount -= delta;
32
33
     balance_count();
34
     spin_unlock(&gblcnt_mutex);
35
     return 1:
36 }
37
38 unsigned long read_count(void)
39 {
40
     int t;
     unsigned long sum;
41
42
43
     spin lock(&gblcnt mutex):
44
     sum = globalcount;
45
     for each thread(t)
       if (counterp[t] != NULL)
46
47
         sum += *counterp[t];
48
     spin_unlock(&gblcnt_mutex);
49
     return sum;
50 }
```

modify any of the global variables unless it has acquired gblcnt\_mutex.

Listing 5.7 shows the add\_count(), sub\_count(), and read\_count() functions (count\_lim.c).

Quick Quiz 5.28: Why does Listing 5.7 provide add\_count() and sub\_count() instead of the inc\_count() and dec\_count() interfaces show in Section 5.2? ■

Lines 1-18 show add\_count(), which adds the specified value delta to the counter. Line 3 checks to see if there is room for delta on this thread's counter, and, if so, line 4 adds it and line 6 returns success. This is the add\_counter() fastpath, and it does no atomic operations, references only per-thread variables, and should not incur any cache misses.

**Quick Quiz 5.29:** What is with the strange form of the condition on line 3 of Listing 5.7? Why not the following more intuitive form of the fastpath?

```
3 if (counter + delta <= countermax){
4   counter += delta;
5   return 1;
6 }</pre>
```

If the test on line 3 fails, we must access global variables, and thus must acquire gblcnt\_mutex on line 7, which we release on line 11 in the failure case or on line 16 in the success case. Line 8 invokes globalize\_count(), shown in Listing 5.8, which clears the thread-local variables, adjusting the global variables as needed, thus simplifying global processing. (But don't take my word for it, try coding it yourself!) Lines 9 and 10 check to see if addition of delta can be accommodated, with the meaning of the expression preceding the less-than sign shown in Figure 5.5 as the difference in height of the two red (leftmost) bars. If the addition of delta cannot be accommodated, then line 11 (as noted earlier) releases gblcnt\_mutex and line 12 returns indicating failure.

Otherwise, we take the slowpath. Line 14 adds delta to globalcount, and then line 15 invokes balance\_count() (shown in Listing 5.8) in order to update both the global and the per-thread variables. This call to balance\_count() will usually set this thread's countermax to re-enable the fastpath. Line 16 then releases gblcnt\_mutex (again, as noted earlier), and, finally, line 17 returns indicating success.

Quick Quiz 5.30: Why does globalize\_count() zero the per-thread variables, only to later call balance\_count() to refill them in Listing 5.7? Why not just leave the per-thread variables non-zero?

Lines 20-36 show sub\_count(), which subtracts the specified delta from the counter. Line 22 checks to see if the per-thread counter can accommodate this subtraction, and, if so, line 23 does the subtraction and line 24 returns success. These lines form sub\_count()'s fastpath, and, as with add\_count(), this fastpath executes no costly operations.

If the fastpath cannot accommodate subtraction of delta, execution proceeds to the slowpath on lines 26-35. Because the slowpath must access global state, line 26 acquires gblcnt\_mutex, which is released either by line 29 (in case of failure) or by line 34 (in case of success). Line 27 invokes globalize\_count(), shown in Listing 5.8, which again clears the thread-local variables,

adjusting the global variables as needed. Line 28 checks to see if the counter can accommodate subtracting delta, and, if not, line 29 releases gblcnt\_mutex (as noted earlier) and line 30 returns failure.

Quick Quiz 5.31: Given that globalreserve counted against us in add\_count(), why doesn't it count for us in sub\_count() in Listing 5.7? ■

Quick Quiz 5.32: Suppose that one thread invokes add\_count() shown in Listing 5.7, and then another thread invokes sub\_count(). Won't sub\_count() return failure even though the value of the counter is non-zero?

If, on the other hand, line 28 finds that the counter can accommodate subtracting delta, we complete the slowpath. Line 32 does the subtraction and then line 33 invokes balance\_count() (shown in Listing 5.8) in order to update both global and per-thread variables (hopefully re-enabling the fastpath). Then line 34 releases gblcnt\_mutex, and line 35 returns success.

Quick Quiz 5.33: Why have both add\_count() and sub\_count() in Listing 5.7? Why not simply pass a negative number to add count()? ■

Lines 38-50 show read\_count(), which returns the aggregate value of the counter. It acquires gblcnt\_mutex on line 43 and releases it on line 48, excluding global operations from add\_count() and sub\_count(), and, as we will see, also excluding thread creation and exit. Line 44 initializes local variable sum to the value of globalcount, and then the loop spanning lines 45-47 sums the per-thread counter variables. Line 49 then returns the sum.

Listing 5.8 shows a number of utility functions used by the add\_count(), sub\_count(), and read\_count() primitives shown in Listing 5.7.

Lines 1-7 show globalize\_count(), which zeros the current thread's per-thread counters, adjusting the global variables appropriately. It is important to note that this function does not change the aggregate value of the counter, but instead changes how the counter's current value is represented. Line 3 adds the thread's counter variable to globalcount, and line 4 zeroes counter. Similarly, line 5 subtracts the per-thread countermax from globalreserve, and line 6 zeroes countermax. It is helpful to refer to Figure 5.5 when reading both this function and balance\_count(), which is next.

Lines 9-19 show balance\_count(), which is roughly speaking the inverse of globalize\_count(). This function's job is to set the current thread's countermax variable to the largest value that avoids the risk of the counter

**Listing 5.8:** Simple Limit Counter Utility Functions

```
1 static void globalize_count(void)
 2 {
3
    globalcount += counter;
     counter = 0;
 5
     globalreserve -= countermax;
     countermax = 0;
8
9
  static void balance_count(void)
10 {
     countermax = globalcountmax
11
12
                  globalcount - globalreserve;
     countermax /= num_online_threads();
13
     globalreserve += countermax;
     counter = countermax / 2;
     if (counter > globalcount)
       counter = globalcount;
18
     globalcount -= counter;
21
  void count_register_thread(void)
22
23
     int idx = smp_thread_id();
24
25
     spin lock(&gblcnt mutex):
     counterp[idx] = &counter;
26
27
     spin_unlock(&gblcnt_mutex);
28 }
29
  void count_unregister_thread(int nthreadsexpected)
30
31 {
     int idx = smp thread id();
32
33
     spin_lock(&gblcnt_mutex);
34
35
     globalize_count();
     counterp[idx] = NULL;
36
     spin_unlock(&gblcnt_mutex);
37
38 }
```

exceeding the globalcountmax limit. Changing the current thread's countermax variable of course requires corresponding adjustments to counter, globalcount and globalreserve, as can be seen by referring back to Figure 5.5. By doing this, balance\_count() maximizes use of add\_count()'s and sub\_count()'s low-overhead fastpaths. As with globalize\_count(), balance\_count() is not permitted to change the aggregate value of the counter.

Lines 11-13 compute this thread's share of that portion of globalcountmax that is not already covered by either globalcount or globalreserve, and assign the computed quantity to this thread's countermax. Line 14 makes the corresponding adjustment to globalreserve. Line 15 sets this thread's counter to the middle of the range from zero to countermax. Line 16 checks to see whether globalcount can in fact accommodate this value of counter, and, if not, line 17 decreases counter accordingly. Finally, in either case, line 18 makes the

corresponding adjustment to globalcount.

Quick Quiz 5.34: Why set counter to countermax / 2 in line 15 of Listing 5.8? Wouldn't it be simpler to just take countermax counts? ■

It is helpful to look at a schematic depicting how the relationship of the counters changes with the execution of first globalize\_count() and then balance\_count, as shown in Figure 5.6. Time advances from left to right, with the leftmost configuration roughly that of Figure 5.5. The center configuration shows the relationship of these same counters after globalize\_count() is executed by thread 0. As can be seen from the figure, thread 0's counter ("c 0" in the figure) is added to globalcount, while the value of globalreserve is reduced by this same amount. Both thread 0's counter and its countermax ("cm 0" in the figure) are reduced to zero. The other three threads' counters are unchanged. Note that this change did not affect the overall value of the counter, as indicated by the bottommost dotted line connecting the leftmost and center configurations. In other words, the sum of globalcount and the four threads' counter variables is the same in both configurations. Similarly, this change did not affect the sum of globalcount and globalreserve, as indicated by the upper dotted line.

The rightmost configuration shows the relationship of these counters after balance count() is executed, again by thread 0. One-quarter of the remaining count, denoted by the vertical line extending up from all three configurations, is added to thread 0's countermax and half of that to thread 0's counter. The amount added to thread 0's counter is also subtracted from globalcount in order to avoid changing the overall value of the counter (which is again the sum of globalcount and the three threads' counter variables), again as indicated by the lowermost of the two dotted lines connecting the center and rightmost configurations. The globalreserve variable is also adjusted so that this variable remains equal to the sum of the four threads' countermax variables. Because thread 0's counter is less than its countermax, thread 0 can once again increment the counter locally.

Quick Quiz 5.35: In Figure 5.6, even though a quarter of the remaining count up to the limit is assigned to thread 0, only an eighth of the remaining count is consumed, as indicated by the uppermost dotted line connecting the center and the rightmost configurations. Why is that?

Lines 21-28 show count\_register\_thread(), which sets up state for newly created threads. This




Figure 5.6: Schematic of Globalization and Balancing

function simply installs a pointer to the newly created thread's counter variable into the corresponding entry of the counterp[] array under the protection of gblcnt\_mutex.

Finally, lines 30-38 show count\_unregister\_thread(), which tears down state for a soon-to-be-exiting thread. Line 34 acquires gblcnt\_mutex and line 37 releases it. Line 35 invokes globalize\_count() to clear out this thread's counter state, and line 36 clears this thread's entry in the counterp[] array.

#### **5.3.3** Simple Limit Counter Discussion

This type of counter is quite fast when aggregate values are near zero, with some overhead due to the comparison and branch in both add\_count()'s and sub\_count()'s fastpaths. However, the use of a per-thread countermax reserve means that add\_count() can fail even when the aggregate value of the counter is nowhere near globalcountmax. Similarly, sub\_count() can fail even when the aggregate value of the counter is nowhere near zero.

In many cases, this is unacceptable. Even if the globalcountmax is intended to be an approximate limit, there is usually a limit to exactly how much approximation can be tolerated. One way to limit the degree of

```
Listing 5.9: Approximate Limit Counter Variables
```

```
1 unsigned long __thread counter = 0;
2 unsigned long __thread countermax = 0;
3 unsigned long globalcountmax = 10000;
4 unsigned long globalcount = 0;
5 unsigned long globalreserve = 0;
6 unsigned long *counterp[NR_THREADS] = { NULL };
7 DEFINE_SPINLOCK(gblcnt_mutex);
8 #define MAX_COUNTERMAX 100
```

approximation is to impose an upper limit on the value of the per-thread countermax instances. This task is undertaken in the next section.

## **5.3.4** Approximate Limit Counter Implementation

Because this implementation (count\_lim\_app.c) is quite similar to that in the previous section (Listings 5.6, 5.7, and 5.8), only the changes are shown here. Listing 5.9 is identical to Listing 5.6, with the addition of MAX\_COUNTERMAX, which sets the maximum permissible value of the per-thread countermax variable.

Similarly, Listing 5.10 is identical to the balance\_count() function in Listing 5.8, with the addition of lines 6 and 7, which enforce the MAX\_COUNTERMAX limit on the per-thread countermax variable.

Listing 5.10: Approximate Limit Counter Balancing

```
1 static void balance_count(void)
3
     countermax = globalcountmax -
                  globalcount - globalreserve;
5
     countermax /= num_online_threads();
     if (countermax > MAX_COUNTERMAX)
       countermax = MAX_COUNTERMAX;
8
     globalreserve += countermax;
9
     counter = countermax / 2;
     if (counter > globalcount)
       counter = globalcount;
     globalcount -= counter;
12
13 }
```

### 5.3.5 Approximate Limit Counter Discussion

These changes greatly reduce the limit inaccuracy seen in the previous version, but present another problem: any given value of MAX\_COUNTERMAX will cause a workload-dependent fraction of accesses to fall off the fastpath. As the number of threads increase, non-fastpath execution will become both a performance and a scalability problem. However, we will defer this problem and turn instead to counters with exact limits.

#### **5.4** Exact Limit Counters

To solve the exact structure-allocation limit problem noted in Quick Quiz 5.4, we need a limit counter that can tell exactly when its limits are exceeded. One way of implementing such a limit counter is to cause threads that have reserved counts to give them up. One way to do this is to use atomic instructions. Of course, atomic instructions will slow down the fastpath, but on the other hand, it would be silly not to at least give them a try.

#### 5.4.1 Atomic Limit Counter Implementation

Unfortunately, if one thread is to safely remove counts from another thread, both threads will need to atomically manipulate that thread's counter and countermax variables. The usual way to do this is to combine these two variables into a single variable, for example, given a 32-bit variable, using the high-order 16 bits to represent counter and the low-order 16 bits to represent countermax.

**Quick Quiz 5.36:** Why is it necessary to atomically manipulate the thread's counter and countermax variables as a unit? Wouldn't it be good enough to atomically

**Listing 5.11:** Atomic Limit Counter Variables and Access Functions

```
1 atomic_t __thread ctrandmax = ATOMIC_INIT(0);
 2 unsigned long globalcountmax = 10000;
 3 unsigned long globalcount = 0;
 4 unsigned long globalreserve = 0;
 5 atomic_t *counterp[NR_THREADS] = { NULL };
 6 DEFINE_SPINLOCK(gblcnt_mutex);
 7 #define CM BITS (sizeof(atomic t) * 4)
 8 #define MAX_COUNTERMAX ((1 << CM_BITS) - 1)
10 static void
11 split_ctrandmax_int(int cami, int *c, int *cm)
12 {
13
     *c = (cami >> CM_BITS) & MAX_COUNTERMAX;
     *cm = cami & MAX_COUNTERMAX;
14
15 }
16
17 static void
18 split_ctrandmax(atomic_t *cam, int *old,
19
                       int *c, int *cm)
20 {
21
     unsigned int cami = atomic_read(cam);
22
23
     *old = cami:
24
     split_ctrandmax_int(cami, c, cm);
25 }
26
27
   static int merge_ctrandmax(int c, int cm)
28
29
     unsigned int cami;
30
31
     cami = (c << CM_BITS) | cm;</pre>
     return ((int)cami);
32
33 }
```

manipulate them individually?

The variables and access functions for a simple atomic limit counter are shown in Listing 5.11 (count\_lim\_atomic.c). The counter and countermax variables in earlier algorithms are combined into the single variable ctrandmax shown on line 1, with counter in the upper half and countermax in the lower half. This variable is of type atomic\_t, which has an underlying representation of int.

Lines 2-6 show the definitions for globalcountmax, globalcount, globalreserve, counterp, and gblcnt\_mutex, all of which take on roles similar to their counterparts in Listing 5.9. Line 7 defines CM\_BITS, which gives the number of bits in each half of ctrandmax, and line 8 defines MAX\_COUNTERMAX, which gives the maximum value that may be held in either half of ctrandmax.

**Quick Quiz 5.37:** In what way does line 7 of Listing 5.11 violate the C standard? ■

Lines 10-15 show the split\_ctrandmax\_int() function, which, when given the underlying int from the atomic\_t ctrandmax variable, splits it into its counter(c) and countermax(cm) components. Line 13 isolates the most-significant half of this int, placing the

result as specified by argument c, and line 14 isolates the least-significant half of this int, placing the result as specified by argument cm.

Lines 17-25 show the split\_ctrandmax() function, which picks up the underlying int from the specified variable on line 21, stores it as specified by the old argument on line 23, and then invokes split\_ctrandmax\_int() to split it on line 24.

**Quick Quiz 5.38:** Given that there is only one ctrandmax variable, why bother passing in a pointer to it on line 18 of Listing 5.11? ■

Lines 27-33 show the merge\_ctrandmax() function, which can be thought of as the inverse of split\_ctrandmax(). Line 31 merges the counter and countermax values passed in c and cm, respectively, and returns the result.

Quick Quiz 5.39: Why does merge\_ctrandmax() in Listing 5.11 return an int rather than storing directly into an atomic\_t? ■

Listing 5.12 shows the add\_count() and sub\_count() functions.

Lines 1-32 show add\_count(), whose fastpath spans lines 8-15, with the remainder of the function being the slowpath. Lines 8-14 of the fastpath form a compare-andswap (CAS) loop, with the atomic\_cmpxchg() primitives on lines 13-14 performing the actual CAS. Line 9 splits the current thread's ctrandmax variable into its counter (in c) and countermax (in cm) components, while placing the underlying int into old. Line 10 checks whether the amount delta can be accommodated locally (taking care to avoid integer overflow), and if not, line 11 transfers to the slowpath. Otherwise, line 12 combines an updated counter value with the original countermax value into new. The atomic\_cmpxchg() primitive on lines 13-14 then atomically compares this thread's ctrandmax variable to old, updating its value to new if the comparison succeeds. If the comparison succeeds, line 15 returns success, otherwise, execution continues in the loop at line 9.

Quick Quiz 5.40: Yecch! Why the ugly goto on line 11 of Listing 5.12? Haven't you heard of the break statement??? ■

Quick Quiz 5.41: Why would the atomic\_cmpxchg() primitive at lines 13-14 of Listing 5.12 ever fail? After all, we picked up its old value on line 9 and have not changed it! ■

Lines 16-31 of Listing 5.12 show add\_count()'s slow-path, which is protected by gblcnt\_mutex, which is acquired on line 17 and released on lines 24 and 30. Line 18

Listing 5.12: Atomic Limit Counter Add and Subtract

```
1 int add_count(unsigned long delta)
 3
     int c:
 4
     int cm:
 5
     int old;
 6
     int new:
 8
 9
       split ctrandmax(&ctrandmax, &old, &c, &cm);
       if (delta > MAX COUNTERMAX | | c + delta > cm)
10
         goto slowpath;
11
       new = merge_ctrandmax(c + delta, cm);
12
13
     } while (atomic_cmpxchg(&ctrandmax,
14
                              old, new) != old);
15
     return 1:
16 slowpath:
     spin_lock(&gblcnt_mutex);
17
18
     globalize_count();
19
     if (globalcountmax - globalcount -
         globalreserve < delta) {</pre>
20
21
       flush_local_count();
22
       if (globalcountmax - globalcount -
23
           globalreserve < delta) {
24
         spin_unlock(&gblcnt_mutex);
         return 0;
25
26
27
28
     globalcount += delta;
29
     balance_count();
30
     spin_unlock(&gblcnt_mutex);
31
32 }
33
34 int sub_count(unsigned long delta)
36
38
     int old;
     int new:
40
41
42
       split_ctrandmax(&ctrandmax, &old, &c, &cm);
43
       if (delta > c)
44
         goto slowpath;
45
       new = merge_ctrandmax(c - delta, cm);
46
     } while (atomic_cmpxchg(&ctrandmax,
47
                              old, new) != old);
48
     return 1;
49 slowpath:
     spin_lock(&gblcnt_mutex);
50
     globalize count();
51
52
     if (globalcount < delta) {
53
       flush local count();
54
       if (globalcount < delta) {
55
         spin unlock(&gblcnt mutex):
56
         return 0;
57
     }
58
     globalcount -= delta;
59
60
     balance count():
61
     spin_unlock(&gblcnt_mutex);
62
     return 1;
63 }
```

Listing 5.13: Atomic Limit Counter Read

```
1 unsigned long read_count(void)
2 {
3
    int c;
     int cm;
5
     int old:
     int t;
     unsigned long sum;
9
     spin_lock(&gblcnt_mutex);
10
     sum = globalcount;
     for_each_thread(t)
      if (counterp[t] != NULL) {
12
         split_ctrandmax(counterp[t], &old, &c, &cm);
13
    spin_unlock(&gblcnt_mutex);
17
     return sum;
18 }
```

invokes globalize\_count(), which moves this thread's state to the global counters. Lines 19-20 check whether the delta value can be accommodated by the current global state, and, if not, line 21 invokes flush\_local\_count() to flush all threads' local state to the global counters, and then lines 22-23 recheck whether delta can be accommodated. If, after all that, the addition of delta still cannot be accommodated, then line 24 releases gblcnt\_mutex (as noted earlier), and then line 25 returns failure.

Otherwise, line 28 adds delta to the global counter, line 29 spreads counts to the local state if appropriate, line 30 releases gblcnt\_mutex (again, as noted earlier), and finally, line 31 returns success.

Lines 34-63 of Listing 5.12 show sub\_count(), which is structured similarly to add\_count(), having a fastpath on lines 41-48 and a slowpath on lines 49-62. A line-by-line analysis of this function is left as an exercise to the reader.

Listing 5.13 shows read\_count(). Line 9 acquires gblcnt\_mutex and line 16 releases it. Line 10 initializes local variable sum to the value of globalcount, and the loop spanning lines 11-15 adds the per-thread counters to this sum, isolating each per-thread counter using split\_ctrandmax on line 13. Finally, line 17 returns the sum.

Listings 5.14 and 5.15 shows the utility functions globalize\_count(), flush\_local\_count(), balance\_count(), count\_register\_thread(), and count\_unregister\_thread(). The code for globalize\_count() is shown on lines 1-12, of Listing 5.14 and is similar to that of previous algorithms, with the addition of line 7, which is now required to split out counter and countermax from ctrandmax.

The code for flush\_local\_count(), which moves

**Listing 5.14:** Atomic Limit Counter Utility Functions 1

```
1 static void globalize_count(void)
 2 {
 3
     int c;
     int cm;
 5
     int old;
     split_ctrandmax(&ctrandmax, &old, &c, &cm);
     globalcount += c;
     globalreserve -= cm;
     old = merge_ctrandmax(0, 0);
11
     atomic_set(&ctrandmax, old);
12 }
14 static void flush_local_count(void)
15 {
16
     int c;
17
     int cm:
18
     int old;
     int t:
     int zero;
21
     if (globalreserve == 0)
23
       return;
24
     zero = merge ctrandmax(0, 0);
25
     for each thread(t)
26
       if (counterp[t] != NULL) {
27
         old = atomic_xchg(counterp[t], zero);
28
         split ctrandmax int(old, &c, &cm):
29
         globalcount += c;
30
         globalreserve -= cm;
31
32 }
```

all threads' local counter state to the global counter, is shown on lines 14-32. Line 22 checks to see if the value of globalreserve permits any per-thread counts, and, if not, line 23 returns. Otherwise, line 24 initializes local variable zero to a combined zeroed counter and countermax. The loop spanning lines 25-31 sequences through each thread. Line 26 checks to see if the current thread has counter state, and, if so, lines 27-30 move that state to the global counters. Line 27 atomically fetches the current thread's state while replacing it with zero. Line 28 splits this state into its counter (in local variable c) and countermax (in local variable cm) components. Line 29 adds this thread's counter to globalcount, while line 30 subtracts this thread's countermax from globalreserve.

Quick Quiz 5.42: What stops a thread from simply refilling its ctrandmax variable immediately after flush\_local\_count() on line 14 of Listing 5.14 empties it?

Quick Quiz 5.43: What prevents concurrent execution of the fastpath of either add\_count() or sub\_count() from interfering with the ctrandmax variable while flush\_local\_count() is accessing it on line 27 of Listing 5.14 empties it? ■

Lines 1-22 on Listing 5.15 show the code for

**Listing 5.15:** Atomic Limit Counter Utility Functions 2

```
1 static void balance_count(void)
 2 {
 3
     int c;
 4
     int cm;
 5
     int old;
 6
     unsigned long limit;
 8
     limit = globalcountmax - globalcount -
             globalreserve;
     limit /= num_online_threads();
10
     if (limit > MAX_COUNTERMAX)
11
       cm = MAX_COUNTERMAX;
12
13
     else
14
       cm = limit;
15
     globalreserve
16
     c = cm / 2;
17
     if (c > globalcount)
18
       c = globalcount;
     globalcount -= c;
     old = merge_ctrandmax(c, cm);
21
     atomic_set(&ctrandmax, old);
23
24 void count register thread(void)
25 {
     int idx = smp_thread_id();
26
27
28
     spin lock(&gblcnt mutex):
     counterp[idx] = &ctrandmax;
29
     spin_unlock(&gblcnt_mutex);
30
31 }
32
33 void count unregister thread(int nthreadsexpected)
34 {
     int idx = smp_thread_id();
35
36
     spin lock(&gblcnt mutex);
37
38
     globalize_count();
     counterp[idx] = NULL;
39
40
     spin_unlock(&gblcnt_mutex);
41
```

balance\_count(), which refills the calling thread's local ctrandmax variable. This function is quite similar to that of the preceding algorithms, with changes required to handle the merged ctrandmax variable. Detailed analysis of the code is left as an exercise for the reader, as it is with the count\_register\_thread() function starting on line 24 and the count\_unregister\_thread() function starting on line 33.

Quick Quiz 5.44: Given that the atomic\_set() primitive does a simple store to the specified atomic\_t, how can line 21 of balance\_count() in Listing 5.15 work correctly in face of concurrent flush\_local\_count() updates to this variable? ■

The next section qualitatively evaluates this design.

#### 5.4.2 Atomic Limit Counter Discussion

This is the first implementation that actually allows the counter to be run all the way to either of its limits, but it




Figure 5.7: Signal-Theft State Machine

does so at the expense of adding atomic operations to the fastpaths, which slow down the fastpaths significantly on some systems. Although some workloads might tolerate this slowdown, it is worthwhile looking for algorithms with better read-side performance. One such algorithm uses a signal handler to steal counts from other threads. Because signal handlers run in the context of the signaled thread, atomic operations are not necessary, as shown in the next section.

Quick Quiz 5.45: But signal handlers can be migrated to some other CPU while running. Doesn't this possibility require that atomic instructions and memory barriers are required to reliably communicate between a thread and a signal handler that interrupts that thread?

#### 5.4.3 Signal-Theft Limit Counter Design

Even though per-thread state will now be manipulated only by the corresponding thread, there will still need to be synchronization with the signal handlers. This synchronization is provided by the state machine shown in Figure 5.7. The state machine starts out in the IDLE state, and when add\_count() or sub\_count() find that the combination of the local thread's count and the global count cannot accommodate the request, the corresponding slowpath sets each thread's theft state to REQ (unless that thread has no count, in which case it transitions directly to READY). Only the slowpath, which holds the gblcnt\_mutex lock, is permitted to transition from the

Listing 5.16: Signal-Theft Limit Counter Data

```
1 #define THEFT IDLE 0
 2 #define THEFT REQ
3 #define THEFT ACK
 4 #define THEFT_READY 3
6 int __thread theft = THEFT_IDLE;
7 int
        _thread counting = 0;
8 unsigned long __thread counter = 0;
9 unsigned long __thread countermax = 0;
10 unsigned long globalcountmax = 10000;
11 unsigned long globalcount = 0;
12 unsigned long globalreserve = 0;
13 unsigned long *counterp[NR_THREADS] = { NULL };
14 unsigned long *countermaxp[NR_THREADS] = { NULL };
15 int *theftp[NR_THREADS] = { NULL };
16 DEFINE_SPINLOCK(gblcnt_mutex);
17 #define MAX_COUNTERMAX 100
```

IDLE state, as indicated by the green color.<sup>3</sup> The slowpath then sends a signal to each thread, and the corresponding signal handler checks the corresponding thread's theft and counting variables. If the theft state is not REQ, then the signal handler is not permitted to change the state, and therefore simply returns. Otherwise, if the counting variable is set, indicating that the current thread's fastpath is in progress, the signal handler sets the theft state to ACK, otherwise to READY.

If the theft state is ACK, only the fastpath is permitted to change the theft state, as indicated by the blue color. When the fastpath completes, it sets the theft state to READY.

Once the slowpath sees a thread's theft state is READY, the slowpath is permitted to steal that thread's count. The slowpath then sets that thread's theft state to IDLE.

**Quick Quiz 5.46:** In Figure 5.7, why is the REQ theft state colored red? ■

**Quick Quiz 5.47:** In Figure 5.7, what is the point of having separate REQ and ACK theft states? Why not simplify the state machine by collapsing them into a single REQACK state? Then whichever of the signal handler or the fastpath gets there first could set the state to READY.

# 5.4.4 Signal-Theft Limit Counter Implementation

Listing 5.16 (count\_lim\_sig.c) shows the data structures used by the signal-theft based counter implementation. Lines 1-7 define the states and values for the per-thread theft state machine described in the preceding

section. Lines 8-17 are similar to earlier implementations, with the addition of lines 14 and 15 to allow remote access to a thread's countermax and theft variables, respectively.

Listing 5.17 shows the functions responsible for migrating counts between per-thread variables and the global variables. Lines 1-7 shows globalize\_count(), which is identical to earlier implementations. Lines 9-19 shows flush\_local\_count\_sig(), which is the signal handler used in the theft process. Lines 11 and 12 check to see if the theft state is REQ, and, if not returns without change. Line 13 executes a memory barrier to ensure that the sampling of the theft variable happens before any change to that variable. Line 14 sets the theft state to ACK, and, if line 15 sees that this thread's fastpaths are not running, line 16 sets the theft state to READY.

Quick Quiz 5.48: In Listing 5.17 function flush\_local\_count\_sig(), why are there ACCESS\_ONCE() wrappers around the uses of the theft per-thread variable? ■

Lines 21-49 shows flush\_local\_count(), which is called from the slowpath to flush all threads' local counts. The loop spanning lines 26-34 advances the theft state for each thread that has local count, and also sends that thread a signal. Line 27 skips any non-existent threads. Otherwise, line 28 checks to see if the current thread holds any local count, and, if not, line 29 sets the thread's theft state to READY and line 30 skips to the next thread. Otherwise, line 32 sets the thread's theft state to REQ and line 33 sends the thread a signal.

**Quick Quiz 5.49:** In Listing 5.17, why is it safe for line 28 to directly access the other thread's countermax variable? ■

Quick Quiz 5.50: In Listing 5.17, why doesn't line 33 check for the current thread sending itself a signal? ■

**Quick Quiz 5.51:** The code in Listing 5.17, works with GCC and POSIX. What would be required to make it also conform to the ISO C standard? ■

The loop spanning lines 35-48 waits until each thread reaches READY state, then steals that thread's count. Lines 36-37 skip any non-existent threads, and the loop spanning lines 38-42 wait until the current thread's theft state becomes READY. Line 39 blocks for a millisecond to avoid priority-inversion problems, and if line 40 determines that the thread's signal has not yet arrived, line 41 resends the signal. Execution reaches line 43 when the thread's theft state becomes READY, so lines 43-46 do the thieving. Line 47 then sets the thread's theft state

<sup>&</sup>lt;sup>3</sup> For those with black-and-white versions of this book, IDLE and READY are green, REQ is red, and ACK is blue.

Listing 5.17: Signal-Theft Limit Counter Value-Migration Functions

```
1 static void globalize_count(void)
 2 {
 3
     globalcount += counter;
     counter = 0:
     globalreserve -= countermax;
     countermax = 0;
 9 static void flush_local_count_sig(int unused)
10 {
     if (ACCESS_ONCE(theft) != THEFT_REQ)
11
12
      return:
13
     smp mb();
     ACCESS ONCE(theft) = THEFT ACK;
14
15
     if (!counting) {
       ACCESS_ONCE(theft) = THEFT_READY;
16
17
18
     smp_mb();
19 }
20
21 static void flush local count(void)
22 {
23
     int t:
24
     thread_id_t tid;
25
26
     for_each_tid(t, tid)
       if (theftp[t] != NULL) {
27
28
         if (*countermaxp[t] == 0) {
           ACCESS_ONCE(*theftp[t]) = THEFT_READY;
29
30
           continue;
31
         ACCESS_ONCE(*theftp[t]) = THEFT_REQ;
32
         pthread_kill(tid, SIGUSR1);
33
34
35
     for_each_tid(t, tid) {
36
       if (theftp[t] == NULL)
37
         continue;
38
       while (ACCESS_ONCE(*theftp[t]) != THEFT_READY) {
39
         poll(NULL, 0, 1);
40
         if (ACCESS_ONCE(*theftp[t]) == THEFT_REQ)
41
           pthread_kill(tid, SIGUSR1);
42
       globalcount += *counterp[t];
43
44
       *counterp[t] = 0;
       globalreserve -= *countermaxp[t];
45
        *countermaxp[t] = 0;
47
       ACCESS_ONCE(*theftp[t]) = THEFT_IDLE;
48
51 static void balance_count(void)
52 {
     countermax = globalcountmax -
       globalcount - globalreserve;
     countermax /= num_online_threads();
     if (countermax > MAX_COUNTERMAX)
57
      countermax = MAX_COUNTERMAX;
     globalreserve += countermax;
     counter = countermax / 2;
     if (counter > globalcount)
       counter = globalcount;
61
     globalcount -= counter;
62
```

63 }

Listing 5.18: Signal-Theft Limit Counter Add Function

```
1 int add_count(unsigned long delta)
 3
     int fastpath = 0;
 5
     counting = 1;
     barrier();
 6
     if (countermax - counter >= delta &&
 8
         ACCESS_ONCE(theft) <= THEFT_REQ) {
 9
       counter += delta;
       fastpath = 1;
10
11
12
     barrier();
13
     counting = 0;
     barrier():
     if (ACCESS_ONCE(theft) == THEFT_ACK) {
17
       ACCESS_ONCE(theft) = THEFT_READY;
18
19
     if (fastpath)
20
      return 1;
21
     spin_lock(&gblcnt_mutex);
     globalize_count();
23
     if (globalcountmax - globalcount -
         globalreserve < delta) {
24
25
       flush_local_count();
       if (globalcountmax - globalcount -
26
           globalreserve < delta) {
27
         spin_unlock(&gblcnt_mutex);
28
29
         return 0;
30
     }
31
     globalcount += delta;
32
33
     balance count():
34
     spin unlock(&gblcnt mutex);
35
     return 1:
36
```

back to IDLE.

**Quick Quiz 5.52:** In Listing 5.17, why does line 41 resend the signal? ■

Lines 51-63 show balance\_count(), which is similar to that of earlier examples.

Listing 5.18 shows the add\_count() function. The fastpath spans lines 5-20, and the slowpath lines 21-35. Line 5 sets the per-thread counting variable to 1 so that any subsequent signal handlers interrupting this thread will set the theft state to ACK rather than READY, allowing this fastpath to complete properly. Line 6 prevents the compiler from reordering any of the fastpath body to precede the setting of counting. Lines 7 and 8 check to see if the per-thread data can accommodate the add\_count() and if there is no ongoing theft in progress, and if so line 9 does the fastpath addition and line 10 notes that the fastpath was taken.

In either case, line 12 prevents the compiler from reordering the fastpath body to follow line 13, which permits any subsequent signal handlers to undertake theft. Line 14 again disables compiler reordering, and then line 15 checks to see if the signal handler deferred the

**Listing 5.19:** Signal-Theft Limit Counter Subtract Function

```
38 int sub_count(unsigned long delta)
39 {
40
     int fastpath = 0;
41
     counting = 1;
42
43
     barrier();
44
     if (counter >= delta &&
45
         ACCESS_ONCE(theft) <= THEFT_REQ) {
       counter -= delta;
46
       fastpath = 1;
47
48
     barrier();
49
50
     counting = 0;
     barrier():
     if (ACCESS_ONCE(theft) == THEFT_ACK) {
54
       ACCESS_ONCE(theft) = THEFT_READY;
55
     if (fastpath)
57
      return 1;
58
     spin_lock(&gblcnt_mutex);
     globalize_count();
59
60
     if (globalcount < delta) {
       flush local count();
61
62
       if (globalcount < delta) {</pre>
         spin_unlock(&gblcnt_mutex);
63
64
         return 0;
65
    }
66
     globalcount -= delta;
67
68
     balance count();
     spin unlock(&gblcnt mutex);
69
70
    return 1;
71 }
```

Listing 5.20: Signal-Theft Limit Counter Read Function

```
1 unsigned long read_count(void)
 2 {
 3
     int t;
 4
     unsigned long sum:
 5
     spin_lock(&gblcnt_mutex);
 6
     sum = globalcount:
 8
    for each thread(t)
      if (counterp[t] != NULL)
9
10
         sum += *counterp[t];
     spin_unlock(&gblcnt_mutex);
11
12
     return sum:
13 }
```

theft state-change to READY, and, if so, line 16 executes a memory barrier to ensure that any CPU that sees line 17 setting state to READY also sees the effects of line 9. If the fastpath addition at line 9 was executed, then line 20 returns success.

Otherwise, we fall through to the slowpath starting at line 21. The structure of the slowpath is similar to those of earlier examples, so its analysis is left as an exercise to the reader. Similarly, the structure of sub\_count() on Listing 5.19 is the same as that of add\_count(), so the analysis of sub\_count() is also left as an exercise for the reader, as is the analysis of read\_count() in Listing 5.20.

Listing 5.21: Signal-Theft Limit Counter Initialization Func-

```
1 void count_init(void)
 2 {
 3
     struct sigaction sa;
     sa.sa_handler = flush_local_count_sig;
 5
     sigemptyset(&sa.sa mask):
 6
     sa.sa flags = 0:
     if (sigaction(SIGUSR1, &sa, NULL) != 0) {
       perror("sigaction");
10
       exit(-1);
11
12 }
13
14 void count_register_thread(void)
15 {
16
     int idx = smp_thread_id();
17
18
     spin_lock(&gblcnt_mutex);
19
     counterp[idx] = &counter;
     countermaxp[idx] = &countermax;
20
21
     theftp[idx] = &theft;
22
     spin_unlock(&gblcnt_mutex);
23 }
24
25 void count_unregister_thread(int nthreadsexpected)
26 {
27
     int idx = smp_thread_id();
28
29
     spin_lock(&gblcnt_mutex);
30
     globalize_count();
31
     counterp[idx] = NULL;
32
     countermaxp[idx] = NULL;
33
     theftp[idx] = NULL;
34
     spin_unlock(&gblcnt_mutex);
35 }
```

Lines 1-12 of Listing 5.21 show count\_init(), which set up flush\_local\_count\_sig() as the signal handler for SIGUSR1, enabling the pthread\_kill() calls in flush\_local\_count() to invoke flush\_local\_count\_sig(). The code for thread registry and unregistry is similar to that of earlier examples, so its analysis is left as an exercise for the reader.

## 5.4.5 Signal-Theft Limit Counter Discussion

The signal-theft implementation runs more than twice as fast as the atomic implementation on my Intel Core Duo laptop. Is it always preferable?

The signal-theft implementation would be vastly preferable on Pentium-4 systems, given their slow atomic instructions, but the old 80386-based Sequent Symmetry systems would do much better with the shorter path length of the atomic implementation. However, this increased update-side performance comes at the prices of higher read-side overhead: Those POSIX signals are not free. If ultimate performance is of the essence, you will need to

measure them both on the system that your application is to be deployed on.

**Quick Quiz 5.53:** Not only are POSIX signals slow, sending one to each thread simply does not scale. What would you do if you had (say) 10,000 threads and needed the read side to be fast?

This is but one reason why high-quality APIs are so important: they permit implementations to be changed as required by ever-changing hardware performance characteristics.

**Quick Quiz 5.54:** What if you want an exact limit counter to be exact only for its lower limit, but to allow the upper limit to be inexact? ■

# 5.5 Applying Specialized Parallel Counters

Although the exact limit counter implementations in Section 5.4 can be very useful, they are not much help if the counter's value remains near zero at all times, as it might when counting the number of outstanding accesses to an I/O device. The high overhead of such near-zero counting is especially painful given that we normally don't care how many references there are. As noted in the removable I/O device access-count problem posed by Quick Quiz 5.5, the number of accesses is irrelevant except in those rare cases when someone is actually trying to remove the device.

One simple solution to this problem is to add a large "bias" (for example, one billion) to the counter in order to ensure that the value is far enough from zero that the counter can operate efficiently. When someone wants to remove the device, this bias is subtracted from the counter value. Counting the last few accesses will be quite inefficient, but the important point is that the many prior accesses will have been counted at full speed.

**Quick Quiz 5.55:** What else had you better have done when using a biased counter? ■

Although a biased counter can be quite helpful and useful, it is only a partial solution to the removable I/O device access-count problem called out on page 39. When attempting to remove a device, we must not only know the precise number of current I/O accesses, we also need to prevent any future accesses from starting. One way to accomplish this is to read-acquire a reader-writer lock when updating the counter, and to write-acquire that same reader-writer lock when checking the counter. Code for doing I/O might be as follows:

```
1 read_lock(&mylock);
2 if (removing) {
3    read_unlock(&mylock);
4    cancel_io();
5 } else {
6    add_count(1);
7    read_unlock(&mylock);
8    do_io();
9    sub_count(1);
10 }
```

Line 1 read-acquires the lock, and either line 3 or 7 releases it. Line 2 checks to see if the device is being removed, and, if so, line 3 releases the lock and line 4 cancels the I/O, or takes whatever action is appropriate given that the device is to be removed. Otherwise, line 6 increments the access count, line 7 releases the lock, line 8 performs the I/O, and line 9 decrements the access count.

**Quick Quiz 5.56:** This is ridiculous! We are *read*-acquiring a reader-writer lock to *update* the counter? What are you playing at??? ■

The code to remove the device might be as follows:

```
1 write_lock(&mylock);
2 removing = 1;
3 sub_count(mybias);
4 write_unlock(&mylock);
5 while (read_count() != 0) {
6   poll(NULL, 0, 1);
7 }
8 remove_device();
```

Line 1 write-acquires the lock and line 4 releases it. Line 2 notes that the device is being removed, and the loop spanning lines 5-7 wait for any I/O operations to complete. Finally, line 8 does any additional processing needed to prepare for device removal.

**Quick Quiz 5.57:** What other issues would need to be accounted for in a real system? ■

### **5.6 Parallel Counting Discussion**

This chapter has presented the reliability, performance, and scalability problems with traditional counting primitives. The C-language ++ operator is not guaranteed to function reliably in multithreaded code, and atomic operations to a single variable neither perform nor scale well. This chapter therefore presented a number of counting algorithms that perform and scale extremely well in certain special cases.

It is well worth reviewing the lessons from these count-

ing algorithms. To that end, Section 5.6.1 summarizes performance and scalability, Section 5.6.2 discusses the need for specialization, and finally, Section 5.6.3 enumerates lessons learned and calls attention to later chapters that will expand on these lessons.

#### **5.6.1 Parallel Counting Performance**

Table 5.1 shows the performance of the four parallel statistical counting algorithms. All four algorithms provide near-perfect linear scalability for updates. The per-thread-variable implementation (count\_end.c) is significantly faster on updates than the array-based implementation (count\_stat.c), but is slower at reads on large numbers of core, and suffers severe lock contention when there are many parallel readers. This contention can be addressed using the deferred-processing techniques introduced in Chapter 9, as shown on the count\_end\_rcu.c row of Table 5.1. Deferred processing also shines on the count\_stat\_eventual.c row, courtesy of eventual consistency.

Quick Quiz 5.58: On the count\_stat.c row of Table 5.1, we see that the read-side scales linearly with the number of threads. How is that possible given that the more threads there are, the more per-thread counters must be summed up?

**Quick Quiz 5.59:** Even on the last row of Table 5.1, the read-side performance of these statistical counter implementations is pretty horrible. So why bother with them? ■

Table 5.2 shows the performance of the parallel limit-counting algorithms. Exact enforcement of the limits incurs a substantial performance penalty, although on this 4.7 GHz POWER6 system that penalty can be reduced by substituting signals for atomic operations. All of these implementations suffer from read-side lock contention in the face of concurrent readers.

**Quick Quiz 5.60:** Given the performance data shown in Table 5.2, we should always prefer signals over atomic operations, right? ■

**Quick Quiz 5.61:** Can advanced techniques be applied to address the lock contention for readers seen in Table 5.2? ■

In short, this chapter has demonstrated a number of counting algorithms that perform and scale extremely well in a number of special cases. But must our parallel counting be confined to special cases? Wouldn't it be better to have a general algorithm that operated efficiently in all cases? The next section looks at these questions.

#### **5.6.2** Parallel Counting Specializations

The fact that these algorithms only work well in their respective special cases might be considered a major problem with parallel programming in general. After all, the C-language ++ operator works just fine in single-threaded code, and not just for special cases, but in general, right?

This line of reasoning does contain a grain of truth, but is in essence misguided. The problem is not parallelism as such, but rather scalability. To understand this, first consider the C-language ++ operator. The fact is that it does *not* work in general, only for a restricted range of numbers. If you need to deal with 1,000-digit decimal numbers, the C-language ++ operator will not work for you.

**Quick Quiz 5.62:** The ++ operator works just fine for 1,000-digit numbers! Haven't you heard of operator overloading??? ■

This problem is not specific to arithmetic. Suppose you need to store and query data. Should you use an ASCII file? XML? A relational database? A linked list? A dense array? A B-tree? A radix tree? Or one of the plethora of other data structures and environments that permit data to be stored and queried? It depends on what you need to do, how fast you need it done, and how large your data set is—even on sequential systems.

Similarly, if you need to count, your solution will depend on how large of numbers you need to work with, how many CPUs need to be manipulating a given number concurrently, how the number is to be used, and what level of performance and scalability you will need.

Nor is this problem specific to software. The design for a bridge meant to allow people to walk across a small brook might be a simple as a single wooden plank. But you would probably not use a plank to span the kilometerswide mouth of the Columbia River, nor would such a design be advisable for bridges carrying concrete trucks. In short, just as bridge design must change with increasing span and load, so must software design change as the number of CPUs increases. That said, it would be good to automate this process, so that the software adapts to changes in hardware configuration and in workload. There has in fact been some research into this sort of automation [AHS+03, SAH+03], and the Linux kernel does some boot-time reconfiguration, including limited binary rewriting. This sort of adaptation will become increasingly important as the number of CPUs on mainstream systems continues to increase.

In short, as discussed in Chapter 3, the laws of physics constrain parallel software just as surely as they constrain

			Reads (ns)	
Algorithm	Section	Updates (ns)	1 Core	32 Cores
count_stat.c	5.2.2	11.5	408	409
count_stat_eventual.c	5.2.3	11.6	1	1
count_end.c	5.2.4	6.3	389	51,200
count_end_rcu.c	13.3.1	5.7	354	501

**Table 5.1:** Statistical Counter Performance on POWER6

Table 5.2: Limit Counter Performance on POWER6

				Reads (ns)	
Algorithm	Section	Exact?	Updates (ns)	1 Core	64 Cores
count_lim.c	5.3.2	N	3.6	375	50,700
count_lim_app.c	5.3.4	N	11.7	369	51,000
count_lim_atomic.c	5.4.1	Y	51.4	427	49,400
count_lim_sig.c	5.4.4	Y	10.2	370	54,000

mechanical artifacts such as bridges. These constraints force specialization, though in the case of software it might be possible to automate the choice of specialization to fit the hardware and workload in question.

Of course, even generalized counting is quite specialized. We need to do a great number of other things with computers. The next section relates what we have learned from counters to topics taken up later in this book.

#### **5.6.3** Parallel Counting Lessons

The opening paragraph of this chapter promised that our study of counting would provide an excellent introduction to parallel programming. This section makes explicit connections between the lessons from this chapter and the material presented in a number of later chapters.

The examples in this chapter have shown that an important scalability and performance tool is *partitioning*. The counters might be fully partitioned, as in the statistical counters discussed in Section 5.2, or partially partitioned as in the limit counters discussed in Sections 5.3 and 5.4. Partitioning will be considered in far greater depth in Chapter 6, and partial parallelization in particular in Section 6.4, where it is called *parallel fastpath*.

**Quick Quiz 5.63:** But if we are going to have to partition everything, why bother with shared-memory multithreading? Why not just partition the problem completely and run as multiple processes, each in its own address space? ■

The partially partitioned counting algorithms used locking to guard the global data, and locking is the subject of Chapter 7. In contrast, the partitioned data tended to be fully under the control of the corresponding thread, so that no synchronization whatsoever was required. This *data ownership* will be introduced in Section 6.3.4 and discussed in more detail in Chapter 8.

Because integer addition and subtraction are extremely cheap operations compared to typical synchronization operations, achieving reasonable scalability requires synchronization operations be used sparingly. One way of achieving this is to batch the addition and subtraction operations, so that a great many of these cheap operations are handled by a single synchronization operation. Batching optimizations of one sort or another are used by each of the counting algorithms listed in Tables 5.1 and 5.2.

Finally, the eventually consistent statistical counter discussed in Section 5.2.3 showed how deferring activity (in that case, updating the global counter) can provide substantial performance and scalability benefits. This approach allows common case code to use much cheaper synchronization operations than would otherwise be possible. Chapter 9 will examine a number of additional ways that deferral can improve performance, scalability, and even real-time response.


Summarizing the summary:

- 1. Partitioning promotes performance and scalability.
- 2. Partial partitioning, that is, partitioning applied only

to common code paths, works almost as well.

- 3. Partial partitioning can be applied to code (as in Section 5.2's statistical counters' partitioned updates and non-partitioned reads), but also across time (as in Section 5.3's and Section 5.4's limit counters running fast when far from the limit, but slowly when close to the limit).
- 4. Partitioning across time often batches updates locally in order to reduce the number of expensive global operations, thereby decreasing synchronization overhead, in turn improving performance and scalability. All the algorithms shown in Tables 5.1 and 5.2 make heavy use of batching.
- 5. Read-only code paths should remain read-only: Spurious synchronization writes to shared memory kill performance and scalability, as seen in the count\_end.c row of Table 5.1.
- 6. Judicious use of delay promotes performance and scalability, as seen in Section 5.2.3.
- 7. Parallel performance and scalability is usually a balancing act: Beyond a certain point, optimizing some code paths will degrade others. The count\_stat.c and count\_end\_rcu.c rows of Table 5.1 illustrate this point.
- 8. Different levels of performance and scalability will affect algorithm and data-structure design, as do a large number of other factors. Figure 5.1 illustrates this point: Atomic increment might be completely acceptable for a two-CPU system, but be completely inadequate for an eight-CPU system.

Summarizing still further, we have the "big three" methods of increasing performance and scalability, namely (1) partitioning over CPUs or threads, (2) batching so that more work can be done by each expensive synchronization operations, and (3) weakening synchronization operations where feasible. As a rough rule of thumb, you should apply these methods in this order, as was noted earlier in the discussion of Figure 2.6 on page 15. The partitioning optimization applies to the "Resource Partitioning and Replication" bubble, the batching optimization to the "Work Partitioning" bubble, and the weakening optimization to the "Parallel Access Control" bubble, as shown in Figure 5.8. Of course, if you are using special-purpose hardware such as digital signal processors (DSPs), field-programmable gate arrays (FPGAs), or general-purpose



**Figure 5.8:** Optimization and the Four Parallel-Programming Tasks

graphical processing units (GPGPUs), you may need to pay close attention to the "Interacting With Hardware" bubble throughout the design process. For example, the structure of a GPGPU's hardware threads and memory connectivity might richly reward very careful partitioning and batching design decisions.

In short, as noted at the beginning of this chapter, the simplicity of counting have allowed us to explore many fundamental concurrency issues without the distraction of complex synchronization primitives or elaborate data structures. Such synchronization primitives and data structures are covered in later chapters.

Chapter 6

Philip II of Macedon

# Partitioning and Synchronization Design

This chapter describes how to design software to take advantage of the multiple CPUs that are increasingly appearing in commodity systems. It does this by presenting a number of idioms, or "design patterns" [Ale79, GHJV95, SSRB00] that can help you balance performance, scalability, and response time. As noted in earlier chapters, the most important decision you will make when creating parallel software is how to carry out the partitioning. Correctly partitioned problems lead to simple, scalable, and high-performance solutions, while poorly partitioned problems result in slow and complex solutions. This chapter will help you design partitioning into your code, with some discussion of batching and weakening as well. The word "design" is very important: You should partition first, batch second, weaken third, and code fourth. Changing this order often leads to poor performance and scalability along with great frustration.

To this end, Section 6.1 presents partitioning exercises, Section 6.2 reviews partitionability design criteria, Section 6.3 discusses selecting an appropriate synchronization granularity, Section 6.4 gives an overview of important parallel-fastpath designs that provide speed and scalability in the common case with a simpler but less-scalable fallback "slow path" for unusual situations, and finally Section 6.5 takes a brief look beyond partitioning.

## **6.1 Partitioning Exercises**

This section uses a pair of exercises (the classic Dining Philosophers problem and a double-ended queue) to demonstrate the value of partitioning.

#### **6.1.1 Dining Philosophers Problem**

Figure 6.1 shows a diagram of the classic Dining Philosophers problem [Dij71]. This problem features five philosophers




Figure 6.1: Dining Philosophers Problem

phers who do nothing but think and eat a "very difficult kind of spaghetti" which requires two forks to eat. A given philosopher is permitted to use only the forks to his or her immediate right and left, and once a philosopher picks up a fork, he or she will not put it down until sated.<sup>1</sup>

The object is to construct an algorithm that, quite literally, prevents starvation. One starvation scenario would be if all of the philosophers picked up their leftmost forks simultaneously. Because none of them would put down their fork until after they ate, and because none of them may pick up their second fork until at least one has finished eating, they all starve. Please note that it is not sufficient to allow at least one philosopher to eat. As Figure 6.2 shows, starvation of even a few of the philosophers is to be avoided.

Dijkstra's solution used a global semaphore, which

Readers who have difficulty imagining a food that requires two forks are invited to instead think in terms of chopsticks.





Figure 6.2: Partial Starvation Is Also Bad



**Figure 6.3:** Dining Philosophers Problem, Textbook Solution

works fine assuming negligible communications delays, an assumption that became invalid in the late 1980s or early 1990s.<sup>2</sup> Therefore, recent solutions number the forks as shown in Figure 6.3. Each philosopher picks up the lowest-numbered fork next to his or her plate, then picks up the highest-numbered fork. The philosopher sitting in the uppermost position in the diagram thus picks up the leftmost fork first, then the rightmost fork, while the rest of the philosophers instead pick up their rightmost fork first. Because two of the philosophers will attempt to pick up fork 1 first, and because only one of those

two philosophers will succeed, there will be five forks available to four philosophers. At least one of these four will be guaranteed to have two forks, and thus be able to proceed eating.

This general technique of numbering resources and acquiring them in numerical order is heavily used as a deadlock-prevention technique. However, it is easy to imagine a sequence of events that will result in only one philosopher eating at a time even though all are hungry:

- 1. P2 picks up fork 1, preventing P1 from taking a fork.
- 2. P3 picks up fork 2.
- 3. P4 picks up fork 3.
- 4. P5 picks up fork 4.
- 5. P5 picks up fork 5 and eats.
- 6. P5 puts down forks 4 and 5.
- 7. P4 picks up fork 4 and eats.

In short, this algorithm can result in only one philosopher eating at a given time, even when all five philosophers are hungry, despite the fact that there are more than enough forks for two philosophers to eat concurrently.

Please think about ways of partitioning the Dining Philosophers Problem before reading further.

<sup>&</sup>lt;sup>2</sup> It is all too easy to denigrate Dijkstra from the viewpoint of the year 2012, more than 40 years after the fact. If you still feel the need to denigrate Dijkstra, my advice is to publish something, wait 40 years, and then see how *your* words stood the test of time.

(Intentional blank page)




Figure 6.4: Dining Philosophers Problem, Partitioned

One approach is shown in Figure 6.4, which includes four philosophers rather than five to better illustrate the partition technique. Here the upper and rightmost philosophers share a pair of forks, while the lower and leftmost philosophers share another pair of forks. If all philosophers are simultaneously hungry, at least two will always be able to eat concurrently. In addition, as shown in the figure, the forks can now be bundled so that the pair are picked up and put down simultaneously, simplifying the acquisition and release algorithms.


**Quick Quiz 6.1:** Is there a better solution to the Dining Philosophers Problem? ■

This is an example of "horizontal parallelism" [Inm85] or "data parallelism", so named because there is no dependency among the pairs of philosophers. In a horizontally parallel data-processing system, a given item of data would be processed by only one of a replicated set of software components.

**Quick Quiz 6.2:** And in just what sense can this "horizontal parallelism" be said to be "horizontal"? ■

#### 6.1.2 Double-Ended Queue

A double-ended queue is a data structure containing a list of elements that may be inserted or removed from either end [Knu73]. It has been claimed that a lock-based implementation permitting concurrent operations on both ends of the double-ended queue is difficult [Gro07]. This section shows how a partitioning design strategy can result in a reasonably simple implementation, looking at three general approaches in the following sections.



**Figure 6.5:** Double-Ended Queue With Left- and Right-Hand Locks

#### 6.1.2.1 Left- and Right-Hand Locks

One seemingly straightforward approach would be to use a doubly linked list with a left-hand lock for lefthand-end enqueue and dequeue operations along with a right-hand lock for right-hand-end operations, as shown in Figure 6.5. However, the problem with this approach is that the two locks' domains must overlap when there are fewer than four elements on the list. This overlap is due to the fact that removing any given element affects not only that element, but also its left- and right-hand neighbors. These domains are indicated by color in the figure, with blue with downward stripes indicating the domain of the left-hand lock, red with upward stripes indicating the domain of the right-hand lock, and purple (with no stripes) indicating overlapping domains. Although it is possible to create an algorithm that works this way, the fact that it has no fewer than five special cases should raise a big red flag, especially given that concurrent activity at the other end of the list can shift the queue from one special case to another at any time. It is far better to consider other designs.

#### 6.1.2.2 Compound Double-Ended Queue

One way of forcing non-overlapping lock domains is shown in Figure 6.6. Two separate double-ended queues




Figure 6.6: Compound Double-Ended Queue

are run in tandem, each protected by its own lock. This means that elements must occasionally be shuttled from one of the double-ended queues to the other, in which case both locks must be held. A simple lock hierarchy may be used to avoid deadlock, for example, always acquiring the left-hand lock before acquiring the right-hand lock. This will be much simpler than applying two locks to the same double-ended queue, as we can unconditionally left-enqueue elements to the left-hand queue and right-enqueue elements to the right-hand queue. The main complication arises when dequeuing from an empty queue, in which case it is necessary to:

- If holding the right-hand lock, release it and acquire the left-hand lock.
- 2. Acquire the right-hand lock.
- 3. Rebalance the elements across the two queues.
- 4. Remove the required element if there is one.
- 5. Release both locks.

**Quick Quiz 6.3:** In this compound double-ended queue implementation, what should be done if the queue has become non-empty while releasing and reacquiring the lock? ■

The resulting code (locktdeq.c) is quite straightforward. The rebalancing operation might well shuttle a given element back and forth between the two queues, wasting time and possibly requiring workload-dependent heuristics to obtain optimal performance. Although this might well be the best approach in some cases, it is interesting to try for an algorithm with greater determinism.

#### 6.1.2.3 Hashed Double-Ended Queue

One of the simplest and most effective ways to deterministically partition a data structure is to hash it. It is possible to trivially hash a double-ended queue by assigning each element a sequence number based on its position in the list, so that the first element left-enqueued into an empty queue is numbered zero and the first element right-enqueued into an empty queue is numbered one. A




Figure 6.7: Hashed Double-Ended Queue

series of elements left-enqueued into an otherwise-idle queue would be assigned decreasing numbers (-1, -2, -3, ...), while a series of elements right-enqueued into an otherwise-idle queue would be assigned increasing numbers (2, 3, 4, ...). A key point is that it is not necessary to actually represent a given element's number, as this number will be implied by its position in the queue.

Given this approach, we assign one lock to guard the left-hand index, one to guard the right-hand index, and one lock for each hash chain. Figure 6.7 shows the resulting data structure given four hash chains. Note that the lock domains do not overlap, and that deadlock is avoided by acquiring the index locks before the chain locks, and by never acquiring more than one lock of each type (index or chain) at a time.

Each hash chain is itself a double-ended queue, and in this example, each holds every fourth element. The uppermost portion of Figure 6.8 shows the state after a single element ("R<sub>1</sub>") has been right-enqueued, with the right-hand index having been incremented to reference hash chain 2. The middle portion of this same figure shows the state after three more elements have been right-enqueued. As you can see, the indexes are back to their initial states (see Figure 6.7), however, each hash chain is now non-empty. The lower portion of this figure shows the state after three additional elements have been left-enqueued and an additional element has been right-enqueued.

From the last state shown in Figure 6.8, a left-dequeue operation would return element " $L_{-2}$ " and leave the left-hand index referencing hash chain 2, which would then contain only a single element (" $R_2$ "). In this state, a left-enqueue running concurrently with a right-enqueue would result in lock contention, but the probability of such contention can be reduced to arbitrarily low levels by using a larger hash table.

Figure 6.9 shows how 16 elements would be organized in a four-hash-bucket parallel double-ended queue. Each underlying single-lock double-ended queue holds a one-




Figure 6.8: Hashed Double-Ended Queue After Insertions

quarter slice of the full parallel double-ended queue.

Listing 6.1 shows the corresponding C-language data structure, assuming an existing struct deq that provides a trivially locked double-ended-queue implementation. This data structure contains the left-hand lock on line 2, the left-hand index on line 3, the right-hand lock on line 4 (which is cache-aligned in the actual implementation), the right-hand index on line 5, and, finally, the hashed array of simple lock-based double-ended queues on line 6. A high-performance implementation would of course use padding or special alignment directives to avoid false sharing.

R <sub>4</sub>	R <sub>5</sub>	R <sub>6</sub>	R <sub>7</sub>
L <sub>0</sub>	$R_1$	R <sub>2</sub>	$R_3$
L_4	L_3	L_2	L_1
L_8	L_7	L_6	L_5

**Figure 6.9:** Hashed Double-Ended Queue With 16 Elements

**Listing 6.1:** Lock-Based Parallel Double-Ended Queue Data Structure

```
1 struct pdeq {
2    spinlock_t llock;
3    int lidx;
4    spinlock_t rlock;
5    int ridx;
6    struct deq bkt[DEQ_N_BKTS];
7 };
```

Listing 6.2 (lockhdeq.c) shows the implementation of the enqueue and dequeue functions.<sup>3</sup> Discussion will focus on the left-hand operations, as the right-hand operations are trivially derived from them.

Lines 1-13 show pdeq\_pop\_1(), which left-dequeues and returns an element if possible, returning NULL otherwise. Line 6 acquires the left-hand spinlock, and line 7 computes the index to be dequeued from. Line 8 dequeues the element, and, if line 9 finds the result to be non-NULL, line 10 records the new left-hand index. Either way, line 11 releases the lock, and, finally, line 12 returns the element if there was one, or NULL otherwise.

Lines 29-38 shows pdeq\_push\_1(), which left-enqueues the specified element. Line 33 acquires the left-hand lock, and line 34 picks up the left-hand index. Line 35 left-enqueues the specified element onto the double-ended queue indexed by the left-hand index. Line 36 then updates the left-hand index and line 37 releases the lock.

As noted earlier, the right-hand operations are completely analogous to their left-handed counterparts, so their analysis is left as an exercise for the reader.

**Quick Quiz 6.4:** Is the hashed double-ended queue a good solution? Why or why not? ■

#### 6.1.2.4 Compound Double-Ended Queue Revisited

This section revisits the compound double-ended queue, using a trivial rebalancing scheme that moves all the ele-

<sup>&</sup>lt;sup>3</sup> One could easily create a polymorphic implementation in any number of languages, but doing so is left as an exercise for the reader.

Listing 6.2: Lock-Based Parallel Double-Ended Queue Implementation

```
1 struct cds_list_head *pdeq_pop_l(struct pdeq *d)
2 {
3
    struct cds_list_head *e;
    int i;
5
    spin_lock(&d->llock);
6
    i = moveright(d->lidx);
8
    e = deq_pop_1(&d->bkt[i]);
    if (e != NULL)
9
      d->lidx = i;
10
    spin_unlock(&d->llock);
11
12
    return e;
13 }
14
15 struct cds_list_head *pdeq_pop_r(struct pdeq *d)
16 {
17
     struct cds_list_head *e;
18
    int i;
19
20
    spin_lock(&d->rlock);
21
    i = moveleft(d->ridx);
    e = deq_pop_r(&d->bkt[i]);
22
23
    if (e != NULL)
      d->ridx = i;
25
    spin_unlock(&d->rlock);
26
27 }
29 void pdeq_push_1(struct cds_list_head *e, struct pdeq *d)
30 {
33
    spin_lock(&d->llock);
    i = d->lidx;
    deq_push_1(e, &d->bkt[i]);
    d->lidx = moveleft(d->lidx);
    spin_unlock(&d->llock);
38 }
39
40 void pdeq_push_r(struct cds_list_head *e, struct pdeq *d)
41 {
    int i;
43
    spin_lock(&d->rlock);
44
45
     i = d->ridx;
    deq_push_r(e, &d->bkt[i]);
46
    d->ridx = moveright(d->ridx);
spin_unlock(&d->rlock);
47
48
49 }
```

ments from the non-empty queue to the now-empty queue.

**Quick Quiz 6.5:** Move *all* the elements to the queue that became empty? In what possible universe is this brain-dead solution in any way optimal??? ■

In contrast to the hashed implementation presented in the previous section, the compound implementation will build on a sequential implementation of a double-ended queue that uses neither locks nor atomic operations.

Listing 6.3 shows the implementation. Unlike the hashed implementation, this compound implementation is asymmetric, so that we must consider the pdeq\_pop\_1() and pdeq\_pop\_r() implementations separately.

**Quick Quiz 6.6:** Why can't the compound parallel double-ended queue implementation be symmetric? ■

The pdeq\_pop\_1() implementation is shown on lines 1-16 of the figure. Line 5 acquires the left-hand lock, which line 14 releases. Line 6 attempts to left-dequeue an element from the left-hand underlying double-ended queue, and, if successful, skips lines 8-13 to simply return this element. Otherwise, line 8 acquires the right-hand lock, line 9 left-dequeues an element from the right-hand queue, and line 10 moves any remaining elements on the right-hand queue to the left-hand queue, line 11 initializes the right-hand queue, and line 12 releases the right-hand lock. The element, if any, that was dequeued on line 10 will be returned.

The pdeg pop r() implementation is shown on lines 18-38 of the figure. As before, line 22 acquires the right-hand lock (and line 36 releases it), and line 23 attempts to right-dequeue an element from the right-hand queue, and, if successful, skips lines 24-35 to simply return this element. However, if line 24 determines that there was no element to dequeue, line 25 releases the right-hand lock and lines 26-27 acquire both locks in the proper order. Line 28 then attempts to right-dequeue an element from the right-hand list again, and if line 29 determines that this second attempt has failed, line 30 right-dequeues an element from the left-hand queue (if there is one available), line 31 moves any remaining elements from the left-hand queue to the right-hand queue, and line 32 initializes the left-hand queue. Either way, line 34 releases the left-hand lock.

**Quick Quiz 6.7:** Why is it necessary to retry the right-dequeue operation on line 28 of Listing 6.3? ■

**Quick Quiz 6.8:** Surely the left-hand lock must *some-times* be available!!! So why is it necessary that line 25 of Listing 6.3 unconditionally release the right-hand lock?

The pdeq\_push\_1() implementation is shown on

lines 40-47 of Listing 6.3. Line 44 acquires the left-hand spinlock, line 45 left-enqueues the element onto the left-hand queue, and finally line 46 releases the lock. The pdeq\_enqueue\_r() implementation (shown on lines 49-56) is quite similar.

Quick Quiz 6.9: But in the case where data is flowing in only one direction, the algorithm shown in Listing 6.3 will have both ends attempting to acquire the same lock whenever the consuming end empties its underlying double-ended queue. Doesn't that mean that sometimes this algorithm fails to provide concurrent access to both ends of the queue even when the queue contains an arbitrarily large number of elements?

#### 6.1.2.5 Double-Ended Queue Discussion

The compound implementation is somewhat more complex than the hashed variant presented in Section 6.1.2.3, but is still reasonably simple. Of course, a more intelligent rebalancing scheme could be arbitrarily complex, but the simple scheme shown here has been shown to perform well compared to software alternatives [DCW+11] and even compared to algorithms using hardware assist [DLM+10]. Nevertheless, the best we can hope for from such a scheme is 2x scalability, as at most two threads can be holding the dequeue's locks concurrently. This limitation also applies to algorithms based on non-blocking synchronization, such as the compare-and-swap-based dequeue algorithm of Michael [Mic03].<sup>4</sup>

**Quick Quiz 6.10:** Why are there not one but two solutions to the double-ended queue problem? ■

In fact, as noted by Dice et al. [DLM<sup>+</sup>10], an unsynchronized single-threaded double-ended queue significantly outperforms any of the parallel implementations they studied. Therefore, the key point is that there can be significant overhead enqueuing to or dequeuing from a shared queue, regardless of implementation. This should come as no surprise given the material in Chapter 3, given the strict FIFO nature of these queues.

Furthermore, these strict FIFO queues are strictly FIFO only with respect to *linearization points* [HW90]<sup>5</sup> that are not visible to the caller, in fact, in these examples, the linearization points are buried in the lock-based critical

<sup>&</sup>lt;sup>4</sup> This paper is interesting in that it showed that special double-compare-and-swap (DCAS) instructions are not needed for lock-free implementations of double-ended queues. Instead, the common compare-and-swap (e.g., x86 cmpxchg) suffices.

<sup>&</sup>lt;sup>5</sup> In short, a linearization point is a single point within a given function where that function can be said to have taken effect. In this lock-based implementation, the linearization points can be said to be anywhere within the critical section that does the work.

Listing 6.3: Compound Parallel Double-Ended Queue Implementation

```
1 struct cds_list_head *pdeq_pop_l(struct pdeq *d)
 2 {
 3
     struct cds_list_head *e;
 4
5
     spin_lock(&d->llock);
     e = deq_pop_1(&d->ldeq);
if (e == NULL) {
       spin_lock(&d->rlock);
       e = deq_pop_1(&d->rdeq);
10
       cds_list_splice(&d->rdeq.chain, &d->ldeq.chain);
11
       CDS_INIT_LIST_HEAD(&d->rdeq.chain);
12
       spin_unlock(&d->rlock);
13
14
     spin_unlock(&d->llock);
15
    return e;
16 }
17
18 struct cds_list_head *pdeq_pop_r(struct pdeq *d)
19 {
20
     struct cds_list_head *e;
21
     spin_lock(&d->rlock);
22
     e = deq_pop_r(&d->rdeq);
if (e == NULL) {
23
24
       spin_unlock(&d->rlock);
25
       spin_lock(&d->llock);
26
       spin_lock(&d->rlock);
27
       e = deq_pop_r(&d->rdeq);
if (e == NULL) {
28
29
30
         e = deq_pop_r(&d->ldeq);
         cds_list_splice(&d->ldeq.chain, &d->rdeq.chain);
CDS_INIT_LIST_HEAD(&d->ldeq.chain);
31
32
33
       spin_unlock(&d->llock);
34
35
     spin_unlock(&d->rlock);
36
37
     return e;
38 }
39
40 void pdeq_push_1(struct cds_list_head *e, struct pdeq *d)
41 {
42
     int i;
43
     spin_lock(&d->llock);
44
45
     deq_push_1(e, &d->ldeq);
     spin_unlock(&d->llock);
47 }
48
49 void pdeq_push_r(struct cds_list_head *e, struct pdeq *d)
50 {
51
     int i;
52
53
     spin_lock(&d->rlock);
     deq_push_r(e, &d->rdeq);
55
     spin_unlock(&d->rlock);
```

sections. These queues are not strictly FIFO with respect to (say) the times at which the individual operations started [HKLP12]. This indicates that the strict FIFO property is not all that valuable in concurrent programs, and in fact, Kirsch et al. present less-strict queues that provide improved performance and scalability [KLP12].<sup>6</sup> All that said, if you are pushing all the data used by your concurrent program through a single queue, you really need to rethink your overall design.

#### **6.1.3** Partitioning Example Discussion

The optimal solution to the dining philosophers problem given in the answer to the Quick Quiz in Section 6.1.1 is an excellent example of "horizontal parallelism" or "data parallelism". The synchronization overhead in this case is nearly (or even exactly) zero. In contrast, the double-ended queue implementations are examples of "vertical parallelism" or "pipelining", given that data moves from one thread to another. The tighter coordination required for pipelining in turn requires larger units of work to obtain a given level of efficiency.

**Quick Quiz 6.11:** The tandem double-ended queue runs about twice as fast as the hashed double-ended queue, even when I increase the size of the hash table to an insanely large number. Why is that?

**Quick Quiz 6.12:** Is there a significantly better way of handling concurrency for double-ended queues? ■

These two examples show just how powerful partitioning can be in devising parallel algorithms. Section 6.3.5 looks briefly at a third example, matrix multiply. However, all three of these examples beg for more and better design criteria for parallel programs, a topic taken up in the next section.

# 6.2 Design Criteria

One way to obtain the best performance and scalability is to simply hack away until you converge on the best possible parallel program. Unfortunately, if your program is other than microscopically tiny, the space of possible parallel programs is so huge that convergence is not guaranteed in the lifetime of the universe. Besides, what exactly is the "best possible parallel program"? After

all, Section 2.2 called out no fewer than three parallel-programming goals of performance, productivity, and generality, and the best possible performance will likely come at a cost in terms of productivity and generality. We clearly need to be able to make higher-level choices at design time in order to arrive at an acceptably good parallel program before that program becomes obsolete.

However, more detailed design criteria are required to actually produce a real-world design, a task taken up in this section. This being the real world, these criteria often conflict to a greater or lesser degree, requiring that the designer carefully balance the resulting tradeoffs.

As such, these criteria may be thought of as the "forces" acting on the design, with particularly good tradeoffs between these forces being called "design patterns" [Ale79, GHJV95].

The design criteria for attaining the three parallelprogramming goals are speedup, contention, overhead, read-to-write ratio, and complexity:

**Speedup:** As noted in Section 2.2, increased performance is the major reason to go to all of the time and trouble required to parallelize it. Speedup is defined to be the ratio of the time required to run a sequential version of the program to the time required to run a parallel version.

**Contention:** If more CPUs are applied to a parallel program than can be kept busy by that program, the excess CPUs are prevented from doing useful work by contention. This may be lock contention, memory contention, or a host of other performance killers.

Work-to-Synchronization Ratio: A uniprocessor, single-threaded, non-preemptible, and non-interruptible version of a given parallel program would not need any synchronization primitives. Therefore, any time consumed by these primitives (including communication cache misses as well as message latency, locking primitives, atomic instructions, and memory barriers) is overhead that does not contribute directly to the useful work that the program is intended to accomplish. Note that the important measure is the relationship between the synchronization overhead and the overhead of the code in the critical section, with larger critical sections able to tolerate greater synchronization overhead. The work-to-synchronization ratio is related to the notion of synchronization efficiency.

<sup>&</sup>lt;sup>6</sup> Nir Shavit produced relaxed stacks for roughly the same reasons [Sha11]. This situation leads some to believe that the linearization points are useful to theorists rather than developers, and leads others to wonder to what extent the designers of such data structures and algorithms were considering the needs of their users.

<sup>&</sup>lt;sup>7</sup> Either by masking interrupts or by being oblivious to them.

**Read-to-Write Ratio:** A data structure that is rarely updated may often be replicated rather than partitioned, and furthermore may be protected with asymmetric synchronization primitives that reduce readers' synchronization overhead at the expense of that of writers, thereby reducing overall synchronization overhead. Corresponding optimizations are possible for frequently updated data structures, as discussed in Chapter 5.

Complexity: A parallel program is more complex than an equivalent sequential program because the parallel program has a much larger state space than does the sequential program, although these larger state spaces can in some cases be easily understood given sufficient regularity and structure. A parallel programmer must consider synchronization primitives, messaging, locking design, critical-section identification, and deadlock in the context of this larger state space.

This greater complexity often translates to higher development and maintenance costs. Therefore, budgetary constraints can limit the number and types of modifications made to an existing program, since a given degree of speedup is worth only so much time and trouble. Worse yet, added complexity can actually *reduce* performance and scalability.

Therefore, beyond a certain point, there may be potential sequential optimizations that are cheaper and more effective than parallelization. As noted in Section 2.2.1, parallelization is but one performance optimization of many, and is furthermore an optimization that applies most readily to CPU-based bottlenecks.

These criteria will act together to enforce a maximum speedup. The first three criteria are deeply interrelated, so the remainder of this section analyzes these interrelationships.<sup>8</sup>

Note that these criteria may also appear as part of the requirements specification. For example, speedup may act as a relative desideratum ("the faster, the better") or as an absolute requirement of the workload ("the system must support at least 1,000,000 web hits per second"). Classic design pattern languages describe relative desiderata as forces and absolute requirements as context.

An understanding of the relationships between these design criteria can be very helpful when identifying appropriate design tradeoffs for a parallel program.

 The less time a program spends in critical sections, the greater the potential speedup. This is a consequence of Amdahl's Law [Amd67] and of the fact that only one CPU may execute within a given critical section at a given time.

More specifically, the fraction of time that the program spends in a given exclusive critical section must be much less than the reciprocal of the number of CPUs for the actual speedup to approach the number of CPUs. For example, a program running on 10 CPUs must spend much less than one tenth of its time in the most-restrictive critical section if it is to scale at all well.

- 2. Contention effects will consume the excess CPU and/or wallclock time should the actual speedup be less than the number of available CPUs. The larger the gap between the number of CPUs and the actual speedup, the less efficiently the CPUs will be used. Similarly, the greater the desired efficiency, the smaller the achievable speedup.
- 3. If the available synchronization primitives have high overhead compared to the critical sections that they guard, the best way to improve speedup is to reduce the number of times that the primitives are invoked (perhaps by batching critical sections, using data ownership, using asymmetric primitives (see Section 9), or by moving toward a more coarse-grained design such as code locking).
- 4. If the critical sections have high overhead compared to the primitives guarding them, the best way to improve speedup is to increase parallelism by moving to reader/writer locking, data locking, asymmetric, or data ownership.
- 5. If the critical sections have high overhead compared to the primitives guarding them and the data structure being guarded is read much more often than modified, the best way to increase parallelism is to move to reader/writer locking or asymmetric primitives.
- 6. Many changes that improve SMP performance, for example, reducing lock contention, also improve real-time latencies [McK05c].

<sup>&</sup>lt;sup>8</sup> A real-world parallel system will be subject to many additional design criteria, such as data-structure layout, memory size, memory-hierarchy latencies, bandwidth limitations, and I/O issues.




Figure 6.10: Design Patterns and Lock Granularity


**Quick Quiz 6.13:** Don't all these problems with critical sections mean that we should just always use non-blocking synchronization [Her90], which don't have critical sections? ■

## **6.3** Synchronization Granularity

Figure 6.10 gives a pictorial view of different levels of synchronization granularity, each of which is described in one of the following sections. These sections focus primarily on locking, but similar granularity issues arise with all forms of synchronization.

#### **6.3.1 Sequential Program**

If the program runs fast enough on a single processor, and has no interactions with other processes, threads, or interrupt handlers, you should remove the synchronization primitives and spare yourself their overhead and complexity. Some years back, there were those who would argue that Moore's Law would eventually force all programs into this category. However, as can be seen in Figure 6.11, the exponential increase in single-threaded performance halted in about 2003. Therefore, increasing performance will increasingly require parallelism. The debate as to whether this new trend will result in single chips with thousands of CPUs will not be settled soon, but given that



**Figure 6.11:** MIPS/Clock-Frequency Trend for Intel CPUs

Paul is typing this sentence on a dual-core laptop, the age of SMP does seem to be upon us. It is also important to note that Ethernet bandwidth is continuing to grow, as shown in Figure 6.12. This growth will motivate multi-threaded servers in order to handle the communications load.

Please note that this does *not* mean that you should code each and every program in a multi-threaded manner. Again, if a program runs quickly enough on a single processor, spare yourself the overhead and complexity of SMP synchronization primitives. The simplicity of the hash-table lookup code in Listing 6.4 underscores this point.<sup>10</sup> A key point is that speedups due to parallelism are normally limited to the number of CPUs. In contrast, speedups due to sequential optimizations, for example, careful choice of data structure, can be arbitrarily large.

On the other hand, if you are not in this happy situation, read on!


#### 6.3.2 Code Locking

Code locking is quite simple due to the fact that is uses only global locks.<sup>11</sup> It is especially easy to retrofit an existing program to use code locking in order to run it on a

<sup>&</sup>lt;sup>9</sup> This plot shows clock frequencies for newer CPUs theoretically capable of retiring one or more instructions per clock, and MIPS for older CPUs requiring multiple clocks to execute even the simplest instruction. The reason for taking this approach is that the newer CPUs' ability to retire multiple instructions per clock is typically limited by memory-system performance.

<sup>&</sup>lt;sup>10</sup> The examples in this section are taken from Hart et al. [HMB06], adapted for clarity by gathering related code from multiple files.

<sup>&</sup>lt;sup>11</sup> If your program instead has locks in data structures, or, in the case of Java, uses classes with synchronized instances, you are instead using "data locking", described in Section 6.3.3.



**Figure 6.12:** Ethernet Bandwidth vs. Intel x86 CPU Performance

multiprocessor. If the program has only a single shared resource, code locking will even give optimal performance. However, many of the larger and more complex programs require much of the execution to occur in critical sections, which in turn causes code locking to sharply limits their scalability.

Therefore, you should use code locking on programs that spend only a small fraction of their execution time in critical sections or from which only modest scaling is required. In these cases, code locking will provide a relatively simple program that is very similar to its sequential counterpart, as can be seen in Listing 6.5. However, note that the simple return of the comparison in hash\_search() in Listing 6.4 has now become three statements due to the need to release the lock before returning.

Unfortunately, code locking is particularly prone to "lock contention", where multiple CPUs need to acquire the lock concurrently. SMP programmers who have taken care of groups of small children (or groups of older people who are acting like children) will immediately recognize the danger of having only one of something, as illustrated in Figure 6.13.

One solution to this problem, named "data locking", is described in the next section.

Listing 6.4: Sequential-Program Hash Table Search

```
1 struct hash_table
 2
  {
3
     long nbuckets;
 4
     struct node **buckets;
 5 }:
 6
  typedef struct node {
 8
     unsigned long key;
9
     struct node *next;
10 } node t;
11
12
  int hash_search(struct hash_table *h, long key)
13
14
     struct node *cur:
15
     cur = h->buckets[key % h->nbuckets];
16
17
     while (cur != NULL) {
18
       if (cur->key >= key) {
19
         return (cur->key == key);
20
       cur = cur->next;
22
    return 0;
23
```

**Listing 6.5:** Code-Locking Hash Table Search

```
spinlock_t hash_lock;
 3 struct hash_table
 4 {
 5
    long nbuckets;
 6
    struct node **buckets:
 8
9 typedef struct node {
10
    unsigned long key;
     struct node *next:
11
12 } node t:
13
14 int hash search(struct hash table *h. long kev)
15 €
     struct node *cur:
16
17
     int retval:
18
19
     spin_lock(&hash_lock);
     cur = h->buckets[key % h->nbuckets];
20
21
     while (cur != NULL) {
22
       if (cur->key >= key) {
23
         retval = (cur->key == key);
24
         spin_unlock(&hash_lock);
25
         return retval;
26
27
       cur = cur->next;
28
29
     spin_unlock(&hash_lock);
30
     return 0;
31 }
```



Figure 6.13: Lock Contention

#### 6.3.3 Data Locking

Many data structures may be partitioned, with each partition of the data structure having its own lock. Then the critical sections for each part of the data structure can execute in parallel, although only one instance of the critical section for a given part could be executing at a given time. You should use data locking when contention must be reduced, and where synchronization overhead is not limiting speedups. Data locking reduces contention by distributing the instances of the overly-large critical section across multiple data structures, for example, maintaining per-hash-bucket critical sections in a hash table, as shown in Listing 6.6. The increased scalability again results in a slight increase in complexity in the form of an additional data structure, the struct bucket.

In contrast with the contentious situation shown in Figure 6.13, data locking helps promote harmony, as illustrated by Figure 6.14—and in parallel programs, this *almost* always translates into increased performance and scalability. For this reason, data locking was heavily used by Sequent in both its DYNIX and DYNIX/ptx operating systems [BK85, Inm85, Gar90, Dov90, MD92, MG92, MS93].

However, as those who have taken care of small children can again attest, even providing enough to go around is no guarantee of tranquillity. The analogous situation can arise in SMP programs. For example, the Linux kernel maintains a cache of files and directories (called "dcache"). Each entry in this cache has its own lock, but the entries corresponding to the root directory and its di-

Listing 6.6: Data-Locking Hash Table Search

```
1 struct hash_table
2 {
3
    long nbuckets;
    struct bucket **buckets;
5 }:
6
7 struct bucket {
    spinlock_t bucket_lock;
9
    node_t *list_head;
10 }:
11
12 typedef struct node {
13
     unsigned long key;
     struct node *next;
14
15 } node_t;
16
17 int hash_search(struct hash_table *h, long key)
18 {
19
20
     struct node *cur;
21
     int retval;
22
23
     bp = h->buckets[kev % h->nbuckets]:
     spin_lock(&bp->bucket_lock);
25
     cur = bp->list_head;
     while (cur != NULL) {
27
       if (cur->key >= key) {
         retval = (cur->key == key);
29
         spin_unlock(&bp->bucket_lock);
30
         return retval:
31
32
       cur
           = cur->next;
    spin_unlock(&bp->bucket_lock);
35
     return 0;
36 1
```

rect descendants are much more likely to be traversed than are more obscure entries. This can result in many CPUs contending for the locks of these popular entries, resulting in a situation not unlike that shown in Figure 6.15.

In many cases, algorithms can be designed to reduce the instance of data skew, and in some cases eliminate it entirely (as appears to be possible with the Linux kernel's dcache [MSS04]). Data locking is often used for partitionable data structures such as hash tables, as well as in situations where multiple entities are each represented by an instance of a given data structure. The task list in version 2.6.17 of the Linux kernel is an example of the latter, each task structure having its own proc\_lock.

A key challenge with data locking on dynamically allocated structures is ensuring that the structure remains in existence while the lock is being acquired. The code in Listing 6.6 finesses this challenge by placing the locks in the statically allocated hash buckets, which are never freed. However, this trick would not work if the hash table were resizeable, so that the locks were now dynamically allocated. In this case, there would need to be some means to prevent the hash bucket from being freed during




Figure 6.14: Data Locking




Figure 6.15: Data Locking and Skew

the time that its lock was being acquired.

**Quick Quiz 6.14:** What are some ways of preventing a structure from being freed while its lock is being acquired? ■

#### 6.3.4 Data Ownership

Data ownership partitions a given data structure over the threads or CPUs, so that each thread/CPU accesses its subset of the data structure without any synchronization overhead whatsoever. However, if one thread wishes to access some other thread's data, the first thread is unable to do so directly. Instead, the first thread must commu-

nicate with the second thread, so that the second thread performs the operation on behalf of the first, or, alternatively, migrates the data to the first thread.

Data ownership might seem arcane, but it is used very frequently:

- 1. Any variables accessible by only one CPU or thread (such as auto variables in C and C++) are owned by that CPU or process.
- 2. An instance of a user interface owns the corresponding user's context. It is very common for applications interacting with parallel database engines to be written as if they were entirely sequential programs. Such applications own the user interface and his current action. Explicit parallelism is thus confined to the database engine itself.
- Parametric simulations are often trivially parallelized by granting each thread ownership of a particular region of the parameter space. There are also computing frameworks designed for this type of problem [Uni08a].

If there is significant sharing, communication between the threads or CPUs can result in significant complexity and overhead. Furthermore, if the most-heavily used data happens to be that owned by a single CPU, that CPU will be a "hot spot", sometimes with results resembling that shown in Figure 6.15. However, in situations where no sharing is required, data ownership achieves ideal performance, and with code that can be as simple as the sequential-program case shown in Listing 6.4. Such situations are often referred to as "embarrassingly parallel", and, in the best case, resemble the situation previously shown in Figure 6.14.

Another important instance of data ownership occurs when the data is read-only, in which case, all threads can "own" it via replication.

Data ownership will be presented in more detail in Chapter 8.

# 6.3.5 Locking Granularity and Performance

This section looks at locking granularity and performance from a mathematical synchronization-efficiency viewpoint. Readers who are uninspired by mathematics might choose to skip this section.

The approach is to use a crude queueing model for the efficiency of synchronization mechanism that operate on

a single shared global variable, based on an M/M/1 queue. M/M/1 queuing models are based on an exponentially distributed "inter-arrival rate"  $\lambda$  and an exponentially distributed "service rate"  $\mu$ . The inter-arrival rate  $\lambda$  can be thought of as the average number of synchronization operations per second that the system would process if the synchronization were free, in other words,  $\lambda$  is an inverse measure of the overhead of each non-synchronization unit of work. For example, if each unit of work was a transaction, and if each transaction took one millisecond to process, excluding synchronization overhead, then  $\lambda$  would be 1,000 transactions per second.

The service rate  $\mu$  is defined similarly, but for the average number of synchronization operations per second that the system would process if the overhead of each transaction was zero, and ignoring the fact that CPUs must wait on each other to complete their synchronization operations, in other words,  $\mu$  can be roughly thought of as the synchronization overhead in absence of contention. For example, suppose that each synchronization operation involves an atomic increment instruction, and that a computer system is able to do an atomic increment every 25 nanoseconds on each CPU to a private variable. <sup>12</sup> The value of  $\mu$  is therefore about 40,000,000 atomic increments per second.


Of course, the value of  $\lambda$  increases with increasing numbers of CPUs, as each CPU is capable of processing transactions independently (again, ignoring synchronization):

$$\lambda = n\lambda_0 \tag{6.1}$$

where n is the number of CPUs and  $\lambda_0$  is the transaction-processing capability of a single CPU. Note that the expected time for a single CPU to execute a single transaction is  $1/\lambda_0$ .

Because the CPUs have to "wait in line" behind each other to get their chance to increment the single shared variable, we can use the M/M/1 queueing-model expression for the expected total waiting time:

$$T = \frac{1}{\mu - \lambda} \tag{6.2}$$



Number of CPUs (Threads)

Figure 6.16: Synchronization Efficiency

Substituting the above value of  $\lambda$ :

$$T = \frac{1}{\mu - n\lambda_0} \tag{6.3}$$

Now, the efficiency is just the ratio of the time required to process a transaction in absence of synchronization  $(1/\lambda_0)$  to the time required including synchronization  $(T + 1/\lambda_0)$ :

$$e = \frac{1/\lambda_0}{T + 1/\lambda_0} \tag{6.4}$$

Substituting the above value for *T* and simplifying:

$$e = \frac{\frac{\mu}{\lambda_0} - n}{\frac{\mu}{\lambda_0} - (n - 1)} \tag{6.5}$$

But the value of  $\mu/\lambda_0$  is just the ratio of the time required to process the transaction (absent synchronization overhead) to that of the synchronization overhead itself (absent contention). If we call this ratio f, we have:

$$e = \frac{f - n}{f - (n - 1)} \tag{6.6}$$

Figure 6.16 plots the synchronization efficiency e as a function of the number of CPUs/threads n for a few values of the overhead ratio f. For example, again using the 25-nanosecond atomic increment, the f=10 line corresponds to each CPU attempting an atomic increment every 250 nanoseconds, and the f=100 line corresponds to each CPU attempting an atomic increment every 2.5 microseconds, which in turn corresponds to several thousand instructions. Given that each trace drops off sharply

<sup>&</sup>lt;sup>12</sup> Of course, if there are 8 CPUs all incrementing the same shared variable, then each CPU must wait at least 175 nanoseconds for each of the other CPUs to do its increment before consuming an additional 25 nanoseconds doing its own increment. In actual fact, the wait will be longer due to the need to move the variable from one CPU to another.




Figure 6.17: Matrix Multiply Efficiency

with increasing numbers of CPUs or threads, we can conclude that synchronization mechanisms based on atomic manipulation of a single global shared variable will not scale well if used heavily on current commodity hardware. This is a mathematical depiction of the forces leading to the parallel counting algorithms that were discussed in Chapter 5.

The concept of efficiency is useful even in cases having little or no formal synchronization. Consider for example a matrix multiply, in which the columns of one matrix are multiplied (via "dot product") by the rows of another, resulting in an entry in a third matrix. Because none of these operations conflict, it is possible to partition the columns of the first matrix among a group of threads, with each thread computing the corresponding columns of the result matrix. The threads can therefore operate entirely independently, with no synchronization overhead whatsoever, as is done in matmul.c. One might therefore expect a parallel matrix multiply to have a perfect efficiency of 1.0.

However, Figure 6.17 tells a different story, especially for a 64-by-64 matrix multiply, which never gets above an efficiency of about 0.7, even when running single-threaded. The 512-by-512 matrix multiply's efficiency is measurably less than 1.0 on as few as 10 threads, and even the 1024-by-1024 matrix multiply deviates noticeably from perfection at a few tens of threads. Nevertheless, this figure clearly demonstrates the performance and scalability benefits of batching: If you must incur synchronization overhead, you may as well get your money's worth.

**Quick Quiz 6.15:** How can a single-threaded 64-by-64 matrix multiple possibly have an efficiency of less




Figure 6.18: Parallel-Fastpath Design Patterns

than 1.0? Shouldn't all of the traces in Figure 6.17 have efficiency of exactly 1.0 when running on only one thread?

Given these inefficiencies, it is worthwhile to look into more-scalable approaches such as the data locking described in Section 6.3.3 or the parallel-fastpath approach discussed in the next section.

**Quick Quiz 6.16:** How are data-parallel techniques going to help with matrix multiply? It is *already* data parallel!!! ■

# **6.4** Parallel Fastpath

Fine-grained (and therefore *usually* higher-performance) designs are typically more complex than are coarsergrained designs. In many cases, most of the overhead is incurred by a small fraction of the code [Knu73]. So why not focus effort on that small fraction?

This is the idea behind the parallel-fastpath design pattern, to aggressively parallelize the common-case code path without incurring the complexity that would be required to aggressively parallelize the entire algorithm. You must understand not only the specific algorithm you wish to parallelize, but also the workload that the algorithm will be subjected to. Great creativity and design effort is often required to construct a parallel fastpath.

Parallel fastpath combines different patterns (one for the fastpath, one elsewhere) and is therefore a template pattern. The following instances of parallel fastpath occur often enough to warrant their own patterns, as depicted in Figure 6.18: 6.4. PARALLEL FASTPATH

79

Listing 6.7: Reader-Writer-Locking Hash Table Search

```
1 rwlock_t hash_lock;
3 struct hash table
4 {
    long nbuckets;
    struct node **buckets;
9 typedef struct node {
10
   unsigned long key;
     struct node *next;
12 } node_t;
14 int hash_search(struct hash_table *h, long key)
15 {
16
     struct node *cur;
17
     int retval;
18
     read_lock(&hash_lock);
19
     cur = h->buckets[key % h->nbuckets];
21
     while (cur != NULL) {
22
      if (cur->key >= key) \{
         retval = (cur->key == key);
23
         read_unlock(&hash_lock);
25
         return retval;
27
      cur
           = cur->next;
    read_unlock(&hash_lock);
31 }
```

- 1. Reader/Writer Locking (described below in Section 6.4.1).
- Read-copy update (RCU), which may be used as a high-performance replacement for reader/writer locking, is introduced in Section 9.5, and will not be discussed further in this chapter.
- 3. Hierarchical Locking ([McK96a]), which is touched upon in Section 6.4.2.
- Resource Allocator Caches ([McK96a, MS93]). See Section 6.4.3 for more detail.

#### 6.4.1 Reader/Writer Locking

If synchronization overhead is negligible (for example, if the program uses coarse-grained parallelism with large critical sections), and if only a small fraction of the critical sections modify data, then allowing multiple readers to proceed in parallel can greatly increase scalability. Writers exclude both readers and each other. There are many implementations of reader-writer locking, including the POSIX implementation described in Section 4.2.4. Listing 6.7 shows how the hash search might be implemented using reader-writer locking.

Listing 6.8: Hierarchical-Locking Hash Table Search

```
1 struct hash_table
2 {
3
    long nbuckets;
    struct bucket **buckets;
5 };
6
7 struct bucket {
   spinlock_t bucket_lock;
9
    node_t *list_head;
10 }:
11
12 typedef struct node {
     spinlock_t node_lock;
     unsigned long key;
14
15
     struct node *next;
16 } node_t;
17
18 int hash_search(struct hash_table *h, long key)
19 {
20
     struct bucket *bp;
21
     struct node *cur;
22
     int retval;
23
     bp = h->buckets[key % h->nbuckets];
25
     spin_lock(&bp->bucket_lock);
     cur = bp->list head;
     while (cur != NULL) {
       if (cur->key >= key) {
         spin_lock(&cur->node_lock);
         spin_unlock(&bp->bucket_lock);
         retval = (cur->key == key);
         spin_unlock(&cur->node_lock);
         return retval;
35
      cur = cur->next;
    spin_unlock(&bp->bucket_lock);
    return 0;
39 }
```

Reader/writer locking is a simple instance of asymmetric locking. Snaman [ST87] describes a more ornate sixmode asymmetric locking design used in several clustered systems. Locking in general and reader-writer locking in particular is described extensively in Chapter 7.

#### 6.4.2 Hierarchical Locking

The idea behind hierarchical locking is to have a coarse-grained lock that is held only long enough to work out which fine-grained lock to acquire. Listing 6.8 shows how our hash-table search might be adapted to do hierarchical locking, but also shows the great weakness of this approach: we have paid the overhead of acquiring a second lock, but we only hold it for a short time. In this case, the simpler data-locking approach would be simpler and likely perform better.

**Quick Quiz 6.17:** In what situation would hierarchical locking work well? ■

#### 6.4.3 Resource Allocator Caches

This section presents a simplified schematic of a parallel fixed-block-size memory allocator. More detailed descriptions may be found in the literature [MG92, MS93, BA01, MSK01] or in the Linux kernel [Tor03].

#### 6.4.3.1 Parallel Resource Allocation Problem

The basic problem facing a parallel memory allocator is the tension between the need to provide extremely fast memory allocation and freeing in the common case and the need to efficiently distribute memory in face of unfavorable allocation and freeing patterns.

To see this tension, consider a straightforward application of data ownership to this problem—simply carve up memory so that each CPU owns its share. For example, suppose that a system with two CPUs has two gigabytes of memory (such as the one that I am typing on right now). We could simply assign each CPU one gigabyte of memory, and allow each CPU to access its own private chunk of memory, without the need for locking and its complexities and overheads. Unfortunately, this simple scheme breaks down if an algorithm happens to have CPU 0 allocate all of the memory and CPU 1 the free it, as would happen in a simple producer-consumer workload.

The other extreme, code locking, suffers from excessive lock contention and overhead [MS93].

#### 6.4.3.2 Parallel Fastpath for Resource Allocation

The commonly used solution uses parallel fastpath with each CPU owning a modest cache of blocks, and with a large code-locked shared pool for additional blocks. To prevent any given CPU from monopolizing the memory blocks, we place a limit on the number of blocks that can be in each CPU's cache. In a two-CPU system, the flow of memory blocks will be as shown in Figure 6.19: when a given CPU is trying to free a block when its pool is full, it sends blocks to the global pool, and, similarly, when that CPU is trying to allocate a block when its pool is empty, it retrieves blocks from the global pool.

#### 6.4.3.3 Data Structures

The actual data structures for a "toy" implementation of allocator caches are shown in Listing 6.9. The "Global Pool" of Figure 6.19 is implemented by globalmem of type struct globalmempool, and the two CPU pools by the per-CPU variable percpumem of type struct percpumempool. Both of these data structures




Figure 6.19: Allocator Cache Schematic

#### Listing 6.9: Allocator-Cache Data Structures

```
1 #define TARGET_POOL_SIZE 3
 2 #define GLOBAL_POOL_SIZE 40
4 struct globalmempool {
 5
     spinlock_t mutex;
 6
     int cur:
     struct memblock *pool[GLOBAL_POOL_SIZE];
8 }
    globalmem;
10 struct percpumempool {
11
     int cur:
12
     struct memblock *pool[2 * TARGET_POOL_SIZE];
13 };
14
15 DEFINE_PER_THREAD(struct percpumempool, percpumem);
```

have arrays of pointers to blocks in their pool fields, which are filled from index zero upwards. Thus, if globalmem.pool[3] is NULL, then the remainder of the array from index 4 up must also be NULL. The cur fields contain the index of the highest-numbered full element of the pool array, or -1 if all elements are empty. All elements from globalmem.pool[0] through globalmem.pool[globalmem.cur] must be full, and all the rest must be empty.<sup>13</sup>

The operation of the pool data structures is illustrated by Figure 6.20, with the six boxes representing the array of pointers making up the pool field, and the number preceding them representing the cur field. The shaded boxes represent non-NULL pointers, while the empty boxes rep-

<sup>&</sup>lt;sup>13</sup> Both pool sizes (TARGET\_POOL\_SIZE and GLOBAL\_POOL\_SIZE) are unrealistically small, but this small size makes it easier to single-step the program in order to get a feel for its operation.

6.4. PARALLEL FASTPATH 81




Figure 6.20: Allocator Pool Schematic

resent NULL pointers. An important, though potentially confusing, invariant of this data structure is that the cur field is always one smaller than the number of non-NULL pointers.

#### 6.4.3.4 Allocation Function

The allocation function memblock\_alloc() may be seen in Listing 6.10. Line 7 picks up the current thread's perthread pool, and line 8 check to see if it is empty.

If so, lines 9-16 attempt to refill it from the global pool under the spinlock acquired on line 9 and released on line 16. Lines 10-14 move blocks from the global to the per-thread pool until either the local pool reaches its target size (half full) or the global pool is exhausted, and line 15 sets the per-thread pool's count to the proper value.

In either case, line 18 checks for the per-thread pool still being empty, and if not, lines 19-21 remove a block and return it. Otherwise, line 23 tells the sad tale of memory exhaustion.

#### 6.4.3.5 Free Function

Listing 6.11 shows the memory-block free function. Line 6 gets a pointer to this thread's pool, and line 7 checks to see if this per-thread pool is full.

If so, lines 8-15 empty half of the per-thread pool into the global pool, with lines 8 and 14 acquiring and releasing the spinlock. Lines 9-12 implement the loop moving blocks from the local to the global pool, and line 13 sets the per-thread pool's count to the proper value.

In either case, line 16 then places the newly freed block into the per-thread pool.

Listing 6.10: Allocator-Cache Allocator Function

```
1 struct memblock *memblock_alloc(void)
2 {
3
    int i;
 4
    struct memblock *p;
5
     struct percpumempool *pcpp;
     pcpp = &__get_thread_var(percpumem);
     if (pcpp->cur < 0) {
8
       spin_lock(&globalmem.mutex);
q
       for (i = 0; i < TARGET_POOL_SIZE &&</pre>
10
                   globalmem.cur >= 0; i++) {
11
         pcpp->pool[i] = globalmem.pool[globalmem.cur];
12
13
         globalmem.pool[globalmem.cur--] = NULL;
14
       pcpp->cur = i - 1;
15
16
       spin_unlock(&globalmem.mutex);
17
18
     if (pcpp->cur >= 0) {
19
       p = pcpp->pool[pcpp->cur];
20
       pcpp->pool[pcpp->cur--] = NULL;
21
       return p;
    return NULL;
23
24 }
```

#### Listing 6.11: Allocator-Cache Free Function

```
1 void memblock free(struct memblock *p)
2 {
3
    int i:
 4
    struct percpumempool *pcpp;
5
6
    pcpp = &__get_thread_var(percpumem);
     if (pcpp->cur >= 2 * TARGET_POOL_SIZE - 1) {
       spin_lock(&globalmem.mutex):
8
       for (i = pcpp->cur; i >= TARGET_POOL_SIZE; i--) {
9
10
         globalmem.pool[++globalmem.cur] = pcpp->pool[i];
         pcpp->pool[i] = NULL;
11
12
       pcpp->cur = i;
13
14
       spin_unlock(&globalmem.mutex);
15
16
    pcpp->pool[++pcpp->cur] = p;
17 }
```

#### 6.4.3.6 Performance

Rough performance results<sup>14</sup> are shown in Figure 6.21, running on a dual-core Intel x86 running at 1 GHz (4300 bogomips per CPU) with at most six blocks allowed in each CPU's cache. In this micro-benchmark, each thread repeatedly allocates a group of blocks and then frees all the blocks in that group, with the number of blocks in the group being the "allocation run length" displayed on the x-axis. The y-axis shows the number of successful allocation/free pairs per microsecond—failed allocations are not counted. The "X"s are from a two-thread run, while the "+"s are from a single-threaded run.

<sup>14</sup> This data was not collected in a statistically meaningful way, and therefore should be viewed with great skepticism and suspicion. Good data-collection and -reduction practice is discussed in Chapter 11. That said, repeated runs gave similar results, and these results match more careful evaluations of similar algorithms.




Figure 6.21: Allocator Cache Performance

Note that run lengths up to six scale linearly and give excellent performance, while run lengths greater than six show poor performance and almost always also show negative scaling. It is therefore quite important to size TARGET\_POOL\_SIZE sufficiently large, which fortunately is usually quite easy to do in actual practice [MSK01], especially given today's large memories. For example, in most systems, it is quite reasonable to set TARGET\_POOL\_SIZE to 100, in which case allocations and frees are guaranteed to be confined to per-thread pools at least 99 % of the time.

As can be seen from the figure, the situations where the common-case data-ownership applies (run lengths up to six) provide greatly improved performance compared to the cases where locks must be acquired. Avoiding synchronization in the common case will be a recurring theme through this book.

**Quick Quiz 6.18:** In Figure 6.21, there is a pattern of performance rising with increasing run length in groups of three samples, for example, for run lengths 10, 11, and 12. Why? ■

**Quick Quiz 6.19:** Allocation failures were observed in the two-thread tests at run lengths of 19 and greater. Given the global-pool size of 40 and the per-thread target pool size *s* of three, number of threads *n* equal to two, and assuming that the per-thread pools are initially empty with none of the memory in use, what is the smallest allocation run length *m* at which failures can occur? (Recall that each thread repeatedly allocates *m* block of memory, and then frees the *m* blocks of memory.) Alternatively, given *n* threads each with pool size *s*, and where each thread repeatedly first allocates *m* blocks of memory and then

**Table 6.1:** Schematic of Real-World Parallel Allocator

Level	Locking	Purpose
Per-thread pool	Data ownership	High-speed allocation
Global block pool	Data locking	Distributing blocks among threads
Coalescing	Data locking	Combining blocks into pages
System memory	Code locking	Memory from/to system

frees those m blocks, how large must the global pool size be? *Note:* Obtaining the correct answer will require you to examine the smpalloc.c source code, and very likely single-step it as well. You have been warned!

#### 6.4.3.7 Real-World Design

The toy parallel resource allocator was quite simple, but real-world designs expand on this approach in a number of ways.

First, real-world allocators are required to handle a wide range of allocation sizes, as opposed to the single size shown in this toy example. One popular way to do this is to offer a fixed set of sizes, spaced so as to balance external and internal fragmentation, such as in the late-1980s BSD memory allocator [MK88]. Doing this would mean that the "globalmem" variable would need to be replicated on a per-size basis, and that the associated lock would similarly be replicated, resulting in data locking rather than the toy program's code locking.

Second, production-quality systems must be able to repurpose memory, meaning that they must be able to coalesce blocks into larger structures, such as pages [MS93]. This coalescing will also need to be protected by a lock, which again could be replicated on a per-size basis.

Third, coalesced memory must be returned to the underlying memory system, and pages of memory must also be allocated from the underlying memory system. The locking required at this level will depend on that of the underlying memory system, but could well be code locking. Code locking can often be tolerated at this level, because this level is so infrequently reached in well-designed systems [MSK01].

Despite this real-world design's greater complexity, the underlying idea is the same—repeated application of parallel fastpath, as shown in Table 6.1.

## 6.5 Beyond Partitioning

This chapter has discussed how data partitioning can be used to design simple linearly scalable parallel programs. Section 6.3.4 hinted at the possibilities of data replication, which will be used to great effect in Section 9.5.

The main goal of applying partitioning and replication is to achieve linear speedups, in other words, to ensure that the total amount of work required does not increase significantly as the number of CPUs or threads increases. A problem that can be solved via partitioning and/or replication, resulting in linear speedups, is *embarrassingly parallel*. But can we do better?

To answer this question, let us examine the solution of labyrinths and mazes. Of course, labyrinths and mazes have been objects of fascination for millennia [Wik12], so it should come as no surprise that they are generated and solved using computers, including biological computers [Ada11], GPGPUs [Eri08], and even discrete hardware [KFC11]. Parallel solution of mazes is sometimes used as a class project in universities [ETH11, Uni10] and as a vehicle to demonstrate the benefits of parallel-programming frameworks [Fos10].

Common advice is to use a parallel work-queue algorithm (PWQ) [ETH11, Fos10]. This section evaluates this advice by comparing PWQ against a sequential algorithm (SEQ) and also against an alternative parallel algorithm, in all cases solving randomly generated square mazes. Section 6.5.1 discusses PWQ, Section 6.5.2 discusses an alternative parallel algorithm, Section 6.5.3 analyzes its anomalous performance, Section 6.5.4 derives an improved sequential algorithm from the alternative parallel algorithm, Section 6.5.5 makes further performance comparisons, and finally Section 6.5.6 presents future directions and concluding remarks.

#### 6.5.1 Work-Queue Parallel Maze Solver

PWQ is based on SEQ, which is shown in Listing 6.12 (maze\_seq.c). The maze is represented by a 2D array of cells and a linear-array-based work queue named -> visited.

Line 7 visits the initial cell, and each iteration of the loop spanning lines 8-21 traverses passages headed by one cell. The loop spanning lines 9-13 scans the -> visited[] array for a visited cell with an unvisited neighbor, and the loop spanning lines 14-19 traverses one fork of the submaze headed by that neighbor. Line 20 initializes for the next pass through the outer loop.

#### **Listing 6.12:** SEQ Pseudocode

```
1 int maze_solve(maze *mp, cell sc, cell ec)
 3
     cell c = sc:
     cell n;
     int vi = 0;
 5
     maze_try_visit_cell(mp, c, c, &n, 1);
 8
 9
       while (!maze_find_any_next_cell(mp, c, &n)) {
10
         if (++vi >= mp->vi)
           return 0;
11
         c = mp->visited[vi].c;
12
13
14
         if (n == ec) {
15
16
           return 1;
17
18
19
       } while (maze_find_any_next_cell(mp, c, &n));
20
         = mp->visited[vi].c;
21
22 ]
```




Figure 6.22: Cell-Number Solution Tracking

The pseudocode for maze\_try\_visit\_cell() is shown on lines 1-12 of Listing 6.13 (maze.c). Line 4 checks to see if cells c and t are adjacent and connected, while line 5 checks to see if cell t has not yet been visited. The celladdr() function returns the address of the specified cell. If either check fails, line 6 returns failure. Line 7 indicates the next cell, line 8 records this cell in the next slot of the ->visited[] array, line 9 indicates that this slot is now full, and line 10 marks this cell as visited and also records the distance from the maze start. Line 11 then returns success.

The pseudocode for maze\_find\_any\_next\_cell() is shown on lines 14-28 of Listing 6.13 (maze.c). Line 17 picks up the current cell's distance plus 1, while lines 19, 21, 23, and 25 check the cell in each direction, and lines 20, 22, 24, and 26 return true if the corresponding cell is a candidate next cell. The prevcol(), nextcol(), prevrow(), and nextrow() each do the specified arrayindex-conversion operation. If none of the cells is a candidate, line 27 returns false.

The path is recorded in the maze by counting the number of cells from the starting point, as shown in Fig-

#### Listing 6.13: SEQ Helper Pseudocode

```
1 int maze_try_visit_cell(struct maze *mp, cell c, cell t,
                            cell *n, int d)
 3 {
 4
     if (!maze_cells_connected(mp, c, t) ||
 5
         (*celladdr(mp, t) & VISITED))
 6
       return 0:
 8
     mp->visited[mp->vi] = t;
 9
     *celladdr(mp, t) |= VISITED | d;
10
11
12 }
13
14 int maze_find_any_next_cell(struct maze *mp, cell c,
16
17
     int d = (*celladdr(mp, c) & DISTANCE) + 1;
18
19
     if (maze_try_visit_cell(mp, c, prevcol(c), n, d))
20
       return 1;
21
     if (maze_try_visit_cell(mp, c, nextcol(c), n, d))
22
       return 1:
23
     if (maze_try_visit_cell(mp, c, prevrow(c), n, d))
24
       return 1;
25
     if (maze try visit cell(mp. c. nextrow(c), n. d))
26
       return 1;
27
     return 0;
28 }
```




Figure 6.23: CDF of Solution Times For SEQ and PWQ

ure 6.22, where the starting cell is in the upper left and the ending cell is in the lower right. Starting at the ending cell and following consecutively decreasing cell numbers traverses the solution.

The parallel work-queue solver is a straightforward parallelization of the algorithm shown in Listings 6.12 and 6.13. Line 10 of Listing 6.12 must use fetch-and-add, and the local variable vi must be shared among the various threads. Lines 5 and 10 of Listing 6.13 must be combined into a CAS loop, with CAS failure indicating a loop in the maze. Lines 8-9 of this listing must use fetch-and-add to arbitrate concurrent attempts to record cells in the ¬visited[] array.

Listing 6.14: Partitioned Parallel Solver Pseudocode

```
1 int maze_solve_child(maze *mp, cell *visited, cell sc)
 3
     cell c:
     cell n;
     int vi = 0:
     myvisited = visited; myvi = &vi;
8
     c = visited[vi];
9
10
       while (!maze_find_any_next_cell(mp, c, &n)) {
11
         if (visited[++vi].row < 0)</pre>
12
13
         if (ACCESS_ONCE(mp->done))
14
           return 1:
15
           = visited[vi];
16
17
       do {
         if (ACCESS_ONCE(mp->done))
18
19
           return 1:
20
         c = n;
21
       } while (maze_find_any_next_cell(mp, c, &n));
       c = visited[vi];
23
     } while (!ACCESS_ONCE(mp->done));
    return 1;
```

This approach does provide significant speedups on a dual-CPU Lenovo W500 running at 2.53 GHz, as shown in Figure 6.23, which shows the cumulative distribution functions (CDFs) for the solution times of the two algorithms, based on the solution of 500 different square 500-by-500 randomly generated mazes. The substantial overlap of the projection of the CDFs onto the x-axis will be addressed in Section 6.5.3.

Interestingly enough, the sequential solution-path tracking works unchanged for the parallel algorithm. However, this uncovers a significant weakness in the parallel algorithm: At most one thread may be making progress along the solution path at any given time. This weakness is addressed in the next section.

#### 6.5.2 Alternative Parallel Maze Solver

Youthful maze solvers are often urged to start at both ends, and this advice has been repeated more recently in the context of automated maze solving [Uni10]. This advice amounts to partitioning, which has been a powerful parallelization strategy in the context of parallel programming for both operating-system kernels [BK85, Inm85] and applications [Pat10]. This section applies this strategy, using two child threads that start at opposite ends of the solution path, and takes a brief look at the performance and scalability consequences.


The partitioned parallel algorithm (PART), shown in Listing 6.14 (maze\_part.c), is similar to SEQ, but has a few important differences. First, each child thread has its

Listing 6.15: Partitioned Parallel Helper Pseudocode


```
1 int maze_try_visit_cell(struct maze *mp, int c, int t,
         int *n, int d)
3 {
     cell_t t;
4
5
     cell t *tp;
6
     int vi;
8
     if (!maze_cells_connected(mp, c, t))
9
     tp = celladdr(mp, t);
10
11
       t = ACCESS_ONCE(*tp);
12
       if (t & VISITED) {
13
         if ((t & TID) != mvtid)
15
           mp->done = 1;
16
         return 0;
17
    } while (!CAS(tp, t, t | VISITED | myid | d));
18
     vi = (*myvi)++;
20
21
     myvisited[vi] = t;
22
    return 1;
23 }
```

own visited array, passed in by the parent as shown on line 1, which must be initialized to all [-1, -1]. Line 7 stores a pointer to this array into the per-thread variable myvisited to allow access by helper functions, and similarly stores a pointer to the local visit index. Second, the parent visits the first cell on each child's behalf, which the child retrieves on line 8. Third, the maze is solved as soon as one child locates a cell that has been visited by the other child. When maze\_try\_visit\_cell() detects this, it sets a ->done field in the maze structure. Fourth, each child must therefore periodically check the ->done field, as shown on lines 13, 18, and 23. The ACCESS ONCE() primitive must disable any compiler optimizations that might combine consecutive loads or that might reload the value. A C++1x volatile relaxed load suffices [Bec11]. Finally, the maze\_find\_any\_next\_cell() function must use compare-and-swap to mark a cell as visited, however no constraints on ordering are required beyond those provided by thread creation and join.

The pseudocode for maze\_find\_any\_next\_cell() is identical to that shown in Listing 6.13, but the pseudocode for maze\_try\_visit\_cell() differs, and is shown in Listing 6.15. Lines 8-9 check to see if the cells are connected, returning failure if not. The loop spanning lines 11-18 attempts to mark the new cell visited. Line 13 checks to see if it has already been visited, in which case line 16 returns failure, but only after line 14 checks to see if we have encountered the other thread, in which case line 15 indicates that the solution has been located. Line 19 updates to the new cell, lines 20 and 21 update this thread's visited array, and line 22 returns success.



**Figure 6.24:** CDF of Solution Times For SEQ, PWQ, and PART



**Figure 6.25:** CDF of SEQ/PWQ and SEQ/PART Solution-Time Ratios

Performance testing revealed a surprising anomaly, shown in Figure 6.24. The median solution time for PART (17 milliseconds) is more than four times faster than that of SEQ (79 milliseconds), despite running on only two threads. The next section analyzes this anomaly.

#### 6.5.3 Performance Comparison I

The first reaction to a performance anomaly is to check for bugs. Although the algorithms were in fact finding valid solutions, the plot of CDFs in Figure 6.24 assumes independent data points. This is not the case: The performance tests randomly generate a maze, and then run all solvers on that maze. It therefore makes sense to plot the CDF of the ratios of solution times for each generated maze, as shown in Figure 6.25, greatly reducing the CDFs' overlap. This plot reveals that for some mazes,





Figure 6.26: Reason for Small Visit Percentages



**Figure 6.27:** Correlation Between Visit Percentage and Solution Time

PART is more than *forty* times faster than SEQ. In contrast, PWQ is never more than about two times faster than SEQ. A forty-times speedup on two threads demands explanation. After all, this is not merely embarrassingly parallel, where partitionability means that adding threads does not increase the overall computational cost. It is instead *humiliatingly parallel*: Adding threads significantly reduces the overall computational cost, resulting in large algorithmic superlinear speedups.

Further investigation showed that PART sometimes visited fewer than 2% of the maze's cells, while SEQ and PWQ never visited fewer than about 9%. The reason for this difference is shown by Figure 6.26. If the thread traversing the solution from the upper left reaches the circle, the other thread cannot reach the upper-right portion of the maze. Similarly, if the other thread reaches the square, the first thread cannot reach the lower-left portion of the maze. Therefore, PART will likely visit a small fraction of the non-solution-path cells. In short, the superlinear speedups are due to threads getting in each others' way. This is a sharp contrast with decades of experience with parallel programming, where workers have struggled





Figure 6.28: PWQ Potential Contention Points



**Figure 6.29:** Effect of Compiler Optimization (-O3)

to keep threads out of each others' way.

Figure 6.27 confirms a strong correlation between cells visited and solution time for all three methods. The slope of PART's scatterplot is smaller than that of SEQ, indicating that PART's pair of threads visits a given fraction of the maze faster than can SEQ's single thread. PART's scatterplot is also weighted toward small visit percentages, confirming that PART does less total work, hence the observed humiliating parallelism.

The fraction of cells visited by PWQ is similar to that of SEQ. In addition, PWQ's solution time is greater than that of PART, even for equal visit fractions. The reason for this is shown in Figure 6.28, which has a red circle on each cell with more than two neighbors. Each such cell can result in contention in PWQ, because one thread can enter but two threads can exit, which hurts performance, as noted earlier in this chapter. In contrast, PART can incur such contention but once, namely when the solution is located. Of course, SEQ never contends.

Although PART's speedup is impressive, we should not neglect sequential optimizations. Figure 6.29 shows that SEQ, when compiled with -O3, is about twice as fast as unoptimized PWQ, approaching the performance




Figure 6.30: Partitioned Coroutines

of unoptimized PART. Compiling all three algorithms with -O3 gives results similar to (albeit faster than) those shown in Figure 6.25, except that PWQ provides almost no speedup compared to SEQ, in keeping with Amdahl's Law [Amd67]. However, if the goal is to double performance compared to unoptimized SEQ, as opposed to achieving optimality, compiler optimizations are quite attractive.

Cache alignment and padding often improves performance by reducing false sharing. However, for these maze-solution algorithms, aligning and padding the maze-cell array *degrades* performance by up to 42% for 1000x1000 mazes. Cache locality is more important than avoiding false sharing, especially for large mazes. For smaller 20-by-20 or 50-by-50 mazes, aligning and padding can produce up to a 40% performance improvement for PART, but for these small sizes, SEQ performs better anyway because there is insufficient time for PART to make up for the overhead of thread creation and destruction.

In short, the partitioned parallel maze solver is an interesting example of an algorithmic superlinear speedup. If "algorithmic superlinear speedup" causes cognitive dissonance, please proceed to the next section.

#### 6.5.4 Alternative Sequential Maze Solver

The presence of algorithmic superlinear speedups suggests simulating parallelism via co-routines, for example, manually switching context between threads on each pass through the main do-while loop in Listing 6.14. This context switching is straightforward because the context consists only of the variables c and vi: Of the numerous ways to achieve the effect, this is a good tradeoff




Figure 6.31: Varying Maze Size vs. SEQ





Figure 6.32: Varying Maze Size vs. COPART

between context-switch overhead and visit percentage. As can be seen in Figure 6.30, this coroutine algorithm (COPART) is quite effective, with the performance on one thread being within about 30 % of PART on two threads (maze\_2seq.c).

#### **6.5.5** Performance Comparison II

Figures 6.31 and 6.32 show the effects of varying maze size, comparing both PWQ and PART running on two threads against either SEQ or COPART, respectively, with 90-percent-confidence error bars. PART shows superlinear scalability against SEQ and modest scalability against COPART for 100-by-100 and larger mazes. PART exceeds theoretical energy-efficiency breakeven against COPART at roughly the 200-by-200 maze size, given that power consumption rises as roughly the square of the frequency for high frequencies [Mud01], so that 1.4x scaling on two threads consumes the same energy as a single



**Figure 6.33:** Mean Speedup vs. Number of Threads, 1000x1000 Maze

thread at equal solution speeds. In contrast, PWQ shows poor scalability against both SEQ and COPART unless unoptimized: Figures 6.31 and 6.32 were generated using -O3.

Figure 6.33 shows the performance of PWQ and PART relative to COPART. For PART runs with more than two threads, the additional threads were started evenly spaced along the diagonal connecting the starting and ending cells. Simplified link-state routing [BG87] was used to detect early termination on PART runs with more than two threads (the solution is flagged when a thread is connected to both beginning and end). PWQ performs quite poorly, but PART hits breakeven at two threads and again at five threads, achieving modest speedups beyond five threads. Theoretical energy efficiency breakeven is within the 90-percent-confidence interval for seven and eight threads. The reasons for the peak at two threads are (1) the lower complexity of termination detection in the twothread case and (2) the fact that there is a lower probability of the third and subsequent threads making useful forward progress: Only the first two threads are guaranteed to start on the solution line. This disappointing performance compared to results in Figure 6.32 is due to the less-tightly integrated hardware available in the larger and older Xeon system running at 2.66 GHz.

#### **6.5.6** Future Directions and Conclusions

Much future work remains. First, this section applied only one technique used by human maze solvers. Others include following walls to exclude portions of the maze and choosing internal starting points based on the locations of previously traversed paths. Second, different

choices of starting and ending points might favor different algorithms. Third, although placement of the PART algorithm's first two threads is straightforward, there are any number of placement schemes for the remaining threads. Optimal placement might well depend on the starting and ending points. Fourth, study of unsolvable mazes and cyclic mazes is likely to produce interesting results. Fifth, the lightweight C++11 atomic operations might improve performance. Sixth, it would be interesting to compare the speedups for three-dimensional mazes (or of even higher-order mazes). Finally, for mazes, humiliating parallelism indicated a more-efficient sequential implementation using coroutines. Do humiliatingly parallel algorithms always lead to more-efficient sequential implementations, or are there inherently humiliatingly parallel algorithms for which coroutine context-switch overhead overwhelms the speedups?

This section demonstrated and analyzed parallelization of maze-solution algorithms. A conventional work-queue-based algorithm did well only when compiler optimizations were disabled, suggesting that some prior results obtained using high-level/overhead languages will be invalidated by advances in optimization.

This section gave a clear example where approaching parallelism as a first-class optimization technique rather than as a derivative of a sequential algorithm paves the way for an improved sequential algorithm. High-level design-time application of parallelism is likely to be a fruitful field of study. This section took the problem of solving mazes from mildly scalable to humiliatingly parallel and back again. It is hoped that this experience will motivate work on parallelism as a first-class design-time whole-application optimization technique, rather than as a grossly suboptimal after-the-fact micro-optimization to be retrofitted into existing programs.

# 6.6 Partitioning, Parallelism, and Optimization

Most important, although this chapter has demonstrated that applying parallelism at the design level gives excellent results, this final section shows that this is not enough. For search problems such as maze solution, this section has shown that search strategy is even more important than parallel design. Yes, for this particular type of maze, intelligently applying parallelism identified a superior search strategy, but this sort of luck is no substitute for a clear focus on search strategy itself.

As noted back in Section 2.2, parallelism is but one potential optimization of many. A successful design needs to focus on the most important optimization. Much though I might wish to claim otherwise, that optimization might or might not be parallelism.

However, for the many cases where parallelism is the right optimization, the next section covers that synchronization workhorse, locking.

# **Chapter 7**

Locking is the worst general-purpose synchronization mechanism except for all those other mechanisms that have been tried from time to time.

With apologies to the memory of Winston Churchill and to whoever he was quoting

# Locking

In recent concurrency research, the role of villain is often played by locking. In many papers and presentations, locking stands accused of promoting deadlocks, convoying, starvation, unfairness, data races, and all manner of other concurrency sins. Interestingly enough, the role of workhorse in production-quality shared-memory parallel software is played by, you guessed it, locking. This chapter will look into this dichotomy between villain and hero, as fancifully depicted in Figures 7.1 and 7.2.

There are a number of reasons behind this Jekyll-and-Hyde dichotomy:

- 1. Many of locking's sins have pragmatic design solutions that work well in most cases, for example:
  - (a) Use of lock hierarchies to avoid deadlock.
  - (b) Deadlock-detection tools, for example, the Linux kernel's lockdep facility [Cor06a].
  - (c) Locking-friendly data structures, such as arrays, hash tables, and radix trees, which will be covered in Chapter 10.
- Some of locking's sins are problems only at high levels of contention, levels reached only by poorly designed programs.
- 3. Some of locking's sins are avoided by using other synchronization mechanisms in concert with locking. These other mechanisms include statistical counters (see Chapter 5), reference counters (see Section 9.2), hazard pointers (see Section 9.3), sequence-locking readers (see Section 9.4), RCU (see Section 9.5), and simple non-blocking data structures (see Section 14.2).
- 4. Until quite recently, almost all large shared-memory parallel programs were developed in secret, so that

it was difficult for most researchers to learn of these pragmatic solutions.

- 5. Locking works extremely well for some software artifacts and extremely poorly for others. Developers who have worked on artifacts for which locking works well can be expected to have a much more positive opinion of locking than those who have worked on artifacts for which locking works poorly, as will be discussed in Section 7.5.
- All good stories need a villain, and locking has a long and honorable history serving as a research-paper whipping boy.

**Quick Quiz 7.1:** Just how can serving as a whipping boy be considered to be in any way honorable??? ■

This chapter will give an overview of a number of ways to avoid locking's more serious sins.

# 7.1 Staying Alive

Given that locking stands accused of deadlock and starvation, one important concern for shared-memory parallel developers is simply staying alive. The following sections therefore cover deadlock, livelock, starvation, unfairness, and inefficiency.

#### 7.1.1 Deadlock

Deadlock occurs when each of a group of threads is holding at least one lock while at the same time waiting on a lock held by a member of that same group.

Without some sort of external intervention, deadlock is forever. No thread can acquire the lock it is waiting on until that lock is released by the thread holding it, but the 92 CHAPTER 7. LOCKING




Figure 7.1: Locking: Villain or Slob?




Figure 7.2: Locking: Workhorse or Hero?

thread holding it cannot release it until the holding thread acquires the lock that it is waiting on.

We can create a directed-graph representation of a dead-lock scenario with nodes for threads and locks, as shown in Figure 7.3. An arrow from a lock to a thread indicates that the thread holds the lock, for example, Thread B holds Locks 2 and 4. An arrow from a thread to a lock indicates that the thread is waiting on the lock, for example, Thread B is waiting on Lock 3.

A deadlock scenario will always contain at least one deadlock cycle. In Figure 7.3, this cycle is Thread B, Lock 3, Thread C, Lock 4, and back to Thread B.

Quick Quiz 7.2: But the definition of deadlock only




Figure 7.3: Deadlock Cycle

said that each thread was holding at least one lock and waiting on another lock that was held by some thread. How do you know that there is a cycle?

Although there are some software environments such as database systems that can repair an existing deadlock, this approach requires either that one of the threads be killed or that a lock be forcibly stolen from one of the threads. This killing and forcible stealing can be appropriate for transactions, but is often problematic for kernel and application-level use of locking: dealing with the resulting partially updated structures can be extremely complex, hazardous, and error-prone.

Kernels and applications therefore work to avoid dead-locks rather than to recover from them. There are a number of deadlock-avoidance strategies, including locking hierarchies (Section 7.1.1.1), local locking hierarchies (Section 7.1.1.2), layered locking hierarchies (Section 7.1.1.3), strategies for dealing with APIs containing pointers to locks (Section 7.1.1.4), conditional locking (Section 7.1.1.5), acquiring all needed locks first (Section 7.1.1.6), single-lock-at-a-time designs (Section 7.1.1.7), and strategies for signal/interrupt handlers (Section 7.1.1.8). Although there is no deadlock-avoidance strategy that works perfectly for all situations, there is a good selection of deadlock-avoidance tools to choose from.

### 7.1.1.1 Locking Hierarchies

Locking hierarchies order the locks and prohibit acquiring locks out of order. In Figure 7.3, we might order the locks numerically, so that a thread was forbidden from acquiring a given lock if it already held a lock with the same or a higher number. Thread B has violated this

hierarchy because it is attempting to acquire Lock 3 while holding Lock 4, which permitted the deadlock to occur.

Again, to apply a locking hierarchy, order the locks and prohibit out-of-order lock acquisition. In large program, it is wise to use tools to enforce your locking hierarchy [Cor06a].

#### 7.1.1.2 Local Locking Hierarchies

However, the global nature of locking hierarchies make them difficult to apply to library functions. After all, the program using a given library function has not even been written yet, so how can the poor library-function implementor possibly hope to adhere to the yet-to-bewritten program's locking hierarchy?

One special case that is fortunately the common case is when the library function does not invoke any of the caller's code. In this case, the caller's locks will never be acquired while holding any of the library's locks, so that there cannot be a deadlock cycle containing locks from both the library and the caller.


**Quick Quiz 7.3:** Are there any exceptions to this rule, so that there really could be a deadlock cycle containing locks from both the library and the caller, even given that the library code never invokes any of the caller's functions?

But suppose that a library function does invoke the caller's code. For example, the qsort() function invokes a caller-provided comparison function. A concurrent implementation of qsort() likely uses locking, which might result in deadlock in the perhaps-unlikely case where the comparison function is a complicated function involving also locking. How can the library function avoid deadlock?

The golden rule in this case is "Release all locks before invoking unknown code." To follow this rule, the qsort() function must release all locks before invoking the comparison function.

Quick Quiz 7.4: But if qsort() releases all its locks before invoking the comparison function, how can it protect against races with other qsort() threads? ■

To see the benefits of local locking hierarchies, compare Figures 7.4 and 7.5. In both figures, application functions foo() and bar() invoke qsort() while holding Locks A and B, respectively. Because this is a parallel implementation of qsort(), it acquires Lock C. Function foo() passes function cmp() to qsort(), and cmp() acquires Lock B. Function bar() passes a simple integer-comparison function (not shown) to qsort(), and this simple function does not acquire any locks.



**Figure 7.4:** Without Local Locking Hierarchy for qsort()





Figure 7.5: Local Locking Hierarchy for qsort()

Now, if qsort() holds Lock C while calling cmp() in violation of the golden release-all-locks rule above, as shown in Figure 7.4, deadlock can occur. To see this, suppose that one thread invokes foo() while a second thread concurrently invokes bar(). The first thread will acquire Lock A and the second thread will acquire Lock B. If the first thread's call to qsort() acquires Lock C, then it will be unable to acquire Lock B when it calls cmp(). But the first thread holds Lock C, so the second thread's call to qsort() will be unable to acquire it, and thus unable to release Lock B, resulting in deadlock.

In contrast, if qsort() releases Lock C before invoking the comparison function, which is unknown code

94 CHAPTER 7. LOCKING



**Figure 7.6:** Layered Locking Hierarchy for qsort()

from qsort()'s perspective, then deadlock is avoided as shown in Figure 7.5.

If each module releases all locks before invoking unknown code, then deadlock is avoided if each module separately avoids deadlock. This rule therefore greatly simplifies deadlock analysis and greatly improves modularity.

#### 7.1.1.3 Layered Locking Hierarchies

Unfortunately, it might not be possible for qsort() to release all of its locks before invoking the comparison function. In this case, we cannot construct a local locking hierarchy by releasing all locks before invoking unknown code. However, we can instead construct a layered locking hierarchy, as shown in Figure 7.6. here, the cmp() function uses a new Lock D that is acquired after all of Locks A, B, and C, avoiding deadlock. we therefore have three layers to the global deadlock hierarchy, the first containing Locks A and B, the second containing Lock C, and the third containing Lock D.

Please note that it is not typically possible to mechanically change cmp() to use the new Lock D. Quite the opposite: It is often necessary to make profound designlevel modifications. Nevertheless, the effort required for

**Listing 7.1:** Concurrent List Iterator

```
1 struct locked_list {
     spinlock_t s;
 3
     struct list_head h;
 4 };
 5
 6 struct list_head *list_start(struct locked_list *lp)
8
     spin_lock(&lp->s);
9
     return list_next(lp, &lp->h);
10 }
11
12 struct list_head *list_next(struct locked_list *lp,
                                struct list_head *np)
13
     struct list_head *ret;
16
17
     ret = np->next;
18
     if (ret == \&lp->h) {
19
       spin_unlock(&lp->s);
       ret = NULL;
21
     return ret;
```

Listing 7.2: Concurrent List Iterator Usage

```
1 struct list_ints {
    struct list_head n;
 3
    int a;
 4 }:
 6 void list_print(struct locked_list *lp)
8
     struct list head *np;
9
     struct list_ints *ip;
10
11
     np = list start(lp);
12
     while (np != NULL) {
13
       ip = list_entry(np, struct list_ints, n);
14
       printf("\t%d\n", ip->a);
15
       np = list_next(lp, np);
16
    }
17 }
```

such modifications is normally a small price to pay in order to avoid deadlock.

For another example where releasing all locks before invoking unknown code is impractical, imagine an iterator over a linked list, as shown in Listing 7.1 (locked\_list.c). The list\_start() function acquires a lock on the list and returns the first element (if there is one), and list\_next() either returns a pointer to the next element in the list or releases the lock and returns NULL if the end of the list has been reached.

Listing 7.2 shows how this list iterator may be used. Lines 1-4 define the list\_ints element containing a single integer, and lines 6-17 show how to iterate over the list. Line 11 locks the list and fetches a pointer to the first element, line 13 provides a pointer to our enclosing list\_ints structure, line 14 prints the corresponding integer, and line 15 moves to the next element. This is quite simple, and hides all of the locking.

7.1. STAYING ALIVE 95

That is, the locking remains hidden as long as the code processing each list element does not itself acquire a lock that is held across some other call to list\_start() or list\_next(), which results in deadlock. We can avoid the deadlock by layering the locking hierarchy to take the list-iterator locking into account.

This layered approach can be extended to an arbitrarily large number of layers, but each added layer increases the complexity of the locking design. Such increases in complexity are particularly inconvenient for some types of object-oriented designs, in which control passes back and forth among a large group of objects in an undisciplined manner. This mismatch between the habits of object-oriented design and the need to avoid deadlock is an important reason why parallel programming is perceived by some to be so difficult.

Some alternatives to highly layered locking hierarchies are covered in Chapter 9.

#### 7.1.1.4 Locking Hierarchies and Pointers to Locks

Although there are some exceptions, an external API containing a pointer to a lock is very often a misdesigned API. Handing an internal lock to some other software component is after all the antithesis of information hiding, which is in turn a key design principle.

**Quick Quiz 7.5:** Name one common exception where it is perfectly reasonable to pass a pointer to a lock into a function. ■

One exception is functions that hand off some entity, where the caller's lock must be held until the handoff is complete, but where the lock must be released before the function returns. One example of such a function is the POSIX pthread\_cond\_wait() function, where passing an pointer to a pthread\_mutex\_t prevents hangs due to lost wakeups.

Quick Quiz 7.6: Doesn't the fact that pthread\_cond\_wait() first releases the mutex and then reacquires it eliminate the possibility of deadlock? ■

In short, if you find yourself exporting an API with a pointer to a lock as an argument or the return value, do yourself a favor and carefully reconsider your API design. It might well be the right thing to do, but experience indicates that this is unlikely.

#### 7.1.1.5 Conditional Locking

But suppose that there is no reasonable locking hierarchy. This can happen in real life, for example, in layered

Listing 7.3: Protocol Layering and Deadlock

```
1 spin_lock(&lock2);
2 layer_2_processing(pkt);
3 nextlayer = layer_1(pkt);
4 spin_lock(&nextlayer->lock1);
5 layer_1_processing(pkt);
6 spin_unlock(&lock2);
7 spin_unlock(&nextlayer->lock1);
```

Listing 7.4: Avoiding Deadlock Via Conditional Locking

```
1 retry:
     spin_lock(&lock2):
 2
 3
     layer_2_processing(pkt);
 4
     nextlayer = layer_1(pkt);
     if (!spin_trylock(&nextlayer->lock1)) {
       spin_unlock(&lock2);
       spin lock(&nextlayer->lock1);
 8
       spin_lock(&lock2);
       if (layer_1(pkt) != nextlayer) {
 9
10
         spin_unlock(&nextlayer->lock1);
11
         spin_unlock(&lock2);
12
         goto retry;
13
14
15
     layer_1_processing(pkt);
16 spin_unlock(&lock2);
17 spin_unlock(&nextlayer->lock1);
```

network protocol stacks where packets flow in both directions. In the networking case, it might be necessary to hold the locks from both layers when passing a packet from one layer to another. Given that packets travel both up and down the protocol stack, this is an excellent recipe for deadlock, as illustrated in Listing 7.3. Here, a packet moving down the stack towards the wire must acquire the next layer's lock out of order. Given that packets moving up the stack away from the wire are acquiring the locks in order, the lock acquisition in line 4 of the listing can result in deadlock.

One way to avoid deadlocks in this case is to impose a locking hierarchy, but when it is necessary to acquire a lock out of order, acquire it conditionally, as shown in Listing 7.4. Instead of unconditionally acquiring the layer-1 lock, line 5 conditionally acquires the lock using the spin\_trylock() primitive. This primitive acquires the lock immediately if the lock is available (returning non-zero), and otherwise returns zero without acquiring the lock.

If spin\_trylock() was successful, line 15 does the needed layer-1 processing. Otherwise, line 6 releases the lock, and lines 7 and 8 acquire them in the correct order. Unfortunately, there might be multiple networking devices on the system (e.g., Ethernet and WiFi), so that the layer\_1() function must make a routing decision. This decision might change at any time, especially if the

<sup>&</sup>lt;sup>1</sup> One name for this is "object-oriented spaghetti code."

96 CHAPTER 7. LOCKING

system is mobile.<sup>2</sup> Therefore, line 9 must recheck the decision, and if it has changed, must release the locks and start over.

**Quick Quiz 7.7:** Can the transformation from Listing 7.3 to Listing 7.4 be applied universally? ■

**Quick Quiz 7.8:** But the complexity in Listing 7.4 is well worthwhile given that it avoids deadlock, right? ■

#### 7.1.1.6 Acquire Needed Locks First

In an important special case of conditional locking all needed locks are acquired before any processing is carried out. In this case, processing need not be idempotent: if it turns out to be impossible to acquire a given lock without first releasing one that was already acquired, just release all the locks and try again. Only once all needed locks are held will any processing be carried out.

However, this procedure can result in *livelock*, which will be discussed in Section 7.1.2.

**Quick Quiz 7.9:** When using the "acquire needed locks first" approach described in Section 7.1.1.6, how can livelock be avoided? ■

A related approach, two-phase locking [BHG87], has seen long production use in transactional database systems. In the first phase of a two-phase locking transaction, locks are acquired but not released. Once all needed locks have been acquired, the transaction enters the second phase, where locks are released, but not acquired. This locking approach allows databases to provide serializability guarantees for their transactions, in other words, to guarantee that all values seen and produced by the transactions are consistent with some global ordering of all the transactions. Many such systems rely on the ability to abort transactions, although this can be simplified by avoiding making any changes to shared data until all needed locks are acquired. Livelock and deadlock are issues in such systems, but practical solutions may be found in any of a number of database textbooks.

#### 7.1.1.7 Single-Lock-at-a-Time Designs

In some cases, it is possible to avoid nesting locks, thus avoiding deadlock. For example, if a problem is perfectly partitionable, a single lock may be assigned to each partition. Then a thread working on a given partition need only acquire the one corresponding lock. Because no thread ever holds more than one lock at a time, deadlock is impossible.

However, there must be some mechanism to ensure that the needed data structures remain in existence during the time that neither lock is held. One such mechanism is discussed in Section 7.4 and several others are presented in Chapter 9.

#### 7.1.1.8 Signal/Interrupt Handlers

Deadlocks involving signal handlers are often quickly dismissed by noting that it is not legal to invoke pthread\_mutex\_lock() from within a signal handler [Ope97]. However, it is possible (though almost always unwise) to hand-craft locking primitives that can be invoked from signal handlers. Besides which, almost all operating-system kernels permit locks to be acquired from within interrupt handlers, which are the kernel analog to signal handlers.

The trick is to block signals (or disable interrupts, as the case may be) when acquiring any lock that might be acquired within an interrupt handler. Furthermore, if holding such a lock, it is illegal to attempt to acquire any lock that is ever acquired outside of a signal handler without blocking signals.

**Quick Quiz 7.10:** Why is it illegal to acquire a Lock A that is acquired outside of a signal handler without blocking signals while holding a Lock B that is acquired within a signal handler?

If a lock is acquired by the handlers for several signals, then each and every one of these signals must be blocked whenever that lock is acquired, even when that lock is acquired within a signal handler.

**Quick Quiz 7.11:** How can you legally block signals within a signal handler? ■

Unfortunately, blocking and unblocking signals can be expensive in some operating systems, notably including Linux, so performance concerns often mean that locks acquired in signal handlers are only acquired in signal handlers, and that lockless synchronization mechanisms are used to communicate between application code and signal handlers.

Or that signal handlers are avoided completely except for handling fatal errors.

**Quick Quiz 7.12:** If acquiring locks in signal handlers is such a bad idea, why even discuss ways of making it safe? ■

#### 7.1.1.9 Discussion

There are a large number of deadlock-avoidance strategies available to the shared-memory parallel programmer, but there are sequential programs for which none of them is a

<sup>&</sup>lt;sup>2</sup> And, in contrast to the 1900s, mobility is the common case.

7.1. STAYING ALIVE 97

**Listing 7.5:** Abusing Conditional Locking

```
1 void thread1(void)
 2 {
 3 retry:
     spin_lock(&lock1);
     do_one_thing();
     if (!spin_trylock(&lock2)) {
       spin_unlock(&lock1);
 8
       goto retry;
9
     do_another_thing();
     spin_unlock(&lock2);
     spin_unlock(&lock1);
13 }
15 void thread2(void)
17 retry:
     spin_lock(&lock2);
     do_a_third_thing();
     if (!spin_trylock(&lock1)) {
21
       spin_unlock(&lock2);
       goto retry;
24
     do a fourth thing();
25
     spin unlock(&lock1):
26
     spin_unlock(&lock2);
```

good fit. This is one of the reasons that expert programmers have more than one tool in their toolbox: locking is a powerful concurrency tool, but there are jobs better addressed with other tools.

**Quick Quiz 7.13:** Given an object-oriented application that passes control freely among a group of objects such that there is no straightforward locking hierarchy,<sup>3</sup> layered or otherwise, how can this application be parallelized? ■

Nevertheless, the strategies described in this section have proven quite useful in many settings.

# 7.1.2 Livelock and Starvation

Although conditional locking can be an effective deadlock-avoidance mechanism, it can be abused. Consider for example the beautifully symmetric example shown in Listing 7.5. This example's beauty hides an ugly livelock. To see this, consider the following sequence of events:

- Thread 1 acquires lock1 on line 4, then invokes do\_one\_thing().
- 2. Thread 2 acquires lock2 on line 18, then invokes do\_a\_third\_thing().
- Thread 1 attempts to acquire lock2 on line 6, but fails because Thread 2 holds it.

Listing 7.6: Conditional Locking and Exponential Backoff

```
1 void thread1(void)
 2 {
 3
    unsigned int wait = 1;
 4 retry:
 5
     spin_lock(&lock1);
     do_one_thing();
     if (!spin_trylock(&lock2)) {
       spin_unlock(&lock1);
       sleep(wait);
10
       wait = wait << 1;
11
       goto retry;
12
13
     do_another_thing();
     spin_unlock(&lock2);
     spin_unlock(&lock1);
16 }
17
18 void thread2(void)
     unsigned int wait = 1;
21 retry:
    spin_lock(&lock2);
     do_a_third_thing();
24
     if (!spin trylock(&lock1)) {
       spin_unlock(&lock2);
26
       sleep(wait);
27
       wait = wait << 1;
28
       goto retry;
29
30
     do a fourth thing():
31
     spin unlock(&lock1);
32
     spin_unlock(&lock2);
```

- 4. Thread 2 attempts to acquire lock1 on line 20, but fails because Thread 1 holds it.
- 5. Thread 1 releases lock1 on line 7, then jumps to retry at line 3.
- Thread 2 releases lock2 on line 21, and jumps to retry at line 17.
- 7. The livelock dance repeats from the beginning.


**Quick Quiz 7.14:** How can the livelock shown in Listing 7.5 be avoided? ■

Livelock can be thought of as an extreme form of starvation where a group of threads starve, rather than just one of them.<sup>4</sup>

Livelock and starvation are serious issues in software transactional memory implementations, and so the concept of *contention manager* has been introduced to encapsulate these issues. In the case of locking, simple exponential backoff can often address livelock and star-

<sup>&</sup>lt;sup>3</sup> Also known as "object-oriented spaghetti code."

<sup>&</sup>lt;sup>4</sup> Try not to get too hung up on the exact definitions of terms like livelock, starvation, and unfairness. Anything that causes a group of threads to fail to make adequate forward progress is a problem that needs to be fixed, regardless of what name you choose for it.



Speed-of-Light Round-Trip Distance in Vacuum for 1.8 GHz Clock Period (8 cm)

Figure 7.7: System Architecture and Lock Unfairness

vation. The idea is to introduce exponentially increasing delays before each retry, as shown in Listing 7.6.

**Quick Quiz 7.15:** What problems can you spot in the code in Listing 7.6?

However, for better results, the backoff should be bounded, and even better high-contention results have been obtained via queued locking [And90], which is discussed more in Section 7.3.2. Of course, best of all is to use a good parallel design so that lock contention remains low.

#### 7.1.3 Unfairness

Unfairness can be thought of as a less-severe form of starvation, where a subset of threads contending for a given lock are granted the lion's share of the acquisitions. This can happen on machines with shared caches or NUMA characteristics, for example, as shown in Figure 7.7. If CPU 0 releases a lock that all the other CPUs are attempting to acquire, the interconnect shared between CPUs 0 and 1 means that CPU 1 will have an advantage over CPUs 2-7. Therefore CPU 1 will likely acquire the lock. If CPU 1 hold the lock long enough for CPU 0 to be requesting the lock by the time CPU 1 releases it and vice versa, the lock can shuttle between CPUs 0 and 1, bypassing CPUs 2-7.

**Quick Quiz 7.16:** Wouldn't it be better just to use a good parallel design so that lock contention was low enough to avoid unfairness? ■

## 7.1.4 Inefficiency

Locks are implemented using atomic instructions and memory barriers, and often involve cache misses. As we saw in Chapter 3, these instructions are quite expensive, roughly two orders of magnitude greater overhead than simple instructions. This can be a serious problem for locking: If you protect a single instruction with a lock, you will increase the overhead by a factor of one hundred. Even assuming perfect scalability, *one hundred* CPUs would be required to keep up with a single CPU executing the same code without locking.

This situation underscores the synchronization-granularity tradeoff discussed in Section 6.3, especially Figure 6.16: Too coarse a granularity will limit scalability, while too fine a granularity will result in excessive synchronization overhead.

That said, once a lock is held, the data protected by that lock can be accessed by the lock holder without interference. Acquiring a lock might be expensive, but once held, the CPU's caches are an effective performance booster, at least for large critical sections.

**Quick Quiz 7.17:** How might the lock holder be interfered with? ■

# 7.2 Types of Locks

There are a surprising number of types of locks, more than this short chapter can possibly do justice to. The following sections discuss exclusive locks (Section 7.2.1), reader-writer locks (Section 7.2.2), multi-role locks (Section 7.2.3), and scoped locking (Section 7.2.4).

# 7.2.1 Exclusive Locks

Exclusive locks are what they say they are: only one thread may hold the lock at a time. The holder of such a lock thus has exclusive access to all data protected by that lock, hence the name.

Of course, this all assumes that this lock is held across all accesses to data purportedly protected by the lock. Although there are some tools that can help, the ultimate responsibility for ensuring that the lock is acquired in all necessary code paths rests with the developer.

**Quick Quiz 7.18:** Does it ever make sense to have an exclusive lock acquisition immediately followed by a release of that same lock, that is, an empty critical section?

#### 7.2.2 Reader-Writer Locks

Reader-writer locks [CHP71] permit any number of readers to hold the lock concurrently on the one hand or a single writer to hold the lock on the other. In theory, then, reader-writer locks should allow excellent scalability for data that is read often and written rarely. In practice, the scalability will depend on the reader-writer lock implementation.

The classic reader-writer lock implementation involves a set of counters and flags that are manipulated atomically. This type of implementation suffers from the same problem as does exclusive locking for short critical sections: The overhead of acquiring and releasing the lock is about two orders of magnitude greater than the overhead of a simple instruction. Of course, if the critical section is long enough, the overhead of acquiring and releasing the lock becomes negligible. However, because only one thread at a time can be manipulating the lock, the required critical-section size increases with the number of CPUs.

It is possible to design a reader-writer lock that is much more favorable to readers through use of perthread exclusive locks [HW92]. To read, a thread acquires only its own lock. To write, a thread acquires all locks. In the absence of writers, each reader incurs only atomic-instruction and memory-barrier overhead, with no cache misses, which is quite good for a locking primitive. Unfortunately, writers must incur cache misses as well as atomic-instruction and memory-barrier overhead—multiplied by the number of threads.

In short, reader-writer locks can be quite useful in a number of situations, but each type of implementation does have its drawbacks. The canonical use case for reader-writer locking involves very long read-side critical sections, preferably measured in hundreds of microseconds or even milliseconds.

## 7.2.3 Beyond Reader-Writer Locks

Reader-writer locks and exclusive locks differ in their admission policy: exclusive locks allow at most one holder, while reader-writer locks permit an arbitrary number of read-holders (but only one write-holder). There is a very large number of possible admission policies, one of which is that of the VAX/VMS distributed lock manager (DLM) [ST87], which is shown in Table 7.1. Blank cells indicate compatible modes, while cells containing "X" indicate incompatible modes.

The VAX/VMS DLM uses six modes. For purposes of comparison, exclusive locks use two modes (not held

Table 7.1: VAX/VMS Distributed Lock Manager Policy

	Null (Not Held)	Concurrent Read	Concurrent Write	Protected Read	Protected Write	Exclusive
Null (Not Held)						
Concurrent Read						X
Concurrent Write				X	X	X
Protected Read			X		X	X
Protected Write			X	X	X	X
Exclusive		X	X	X	X	X

and held), while reader-writer locks use three modes (not held, read held, and write held).

The first mode is null, or not held. This mode is compatible with all other modes, which is to be expected: If a thread is not holding a lock, it should not prevent any other thread from acquiring that lock.

The second mode is concurrent read, which is compatible with every other mode except for exclusive. The concurrent-read mode might be used to accumulate approximate statistics on a data structure, while permitting updates to proceed concurrently.

The third mode is concurrent write, which is compatible with null, concurrent read, and concurrent write. The concurrent-write mode might be used to update approximate statistics, while still permitting reads and concurrent updates to proceed concurrently.

The fourth mode is protected read, which is compatible with null, concurrent read, and protected read. The protected-read mode might be used to obtain a consistent snapshot of the data structure, while permitting reads but not updates to proceed concurrently.

The fifth mode is protected write, which is compatible with null and concurrent read. The protected-write mode might be used to carry out updates to a data structure that could interfere with protected readers but which could be tolerated by concurrent readers.

The sixth and final mode is exclusive, which is compatible only with null. The exclusive mode is used when it is necessary to exclude all other accesses.

It is interesting to note that exclusive locks and readerwriter locks can be emulated by the VAX/VMS DLM. Exclusive locks would use only the null and exclusive modes, while reader-writer locks might use the null, protected-

read, and protected-write modes.

**Quick Quiz 7.19:** Is there any other way for the VAX/VMS DLM to emulate a reader-writer lock? ■

Although the VAX/VMS DLM policy has seen widespread production use for distributed databases, it does not appear to be used much in shared-memory applications. One possible reason for this is that the greater communication overheads of distributed databases can hide the greater overhead of the VAX/VMS DLM's more-complex admission policy.

Nevertheless, the VAX/VMS DLM is an interesting illustration of just how flexible the concepts behind locking can be. It also serves as a very simple introduction to the locking schemes used by modern DBMSes, which can have more than thirty locking modes, compared to VAX/VMS's six.

## 7.2.4 Scoped Locking

The locking primitives discussed thus far require explicit acquisition and release primitives, for example, spin\_lock() and spin\_unlock(), respectively. Another approach is to use the object-oriented "resource allocation is initialization" (RAII) pattern [ES90].<sup>5</sup> This pattern is often applied to auto variables in languages like C++, where the corresponding *constructor* is invoked upon entry to the object's scope, and the corresponding *destructor* is invoked upon exit from that scope. This can be applied to locking by having the constructor acquire the lock and the destructor free it.

This approach can be quite useful, in fact in 1990 I was convinced that it was the only type of locking that was needed.<sup>6</sup> One very nice property of RAII locking is that you don't need to carefully release the lock on each and every code path that exits that scope, a property that can eliminate a troublesome set of bugs.

However, RAII locking also has a dark side. RAII makes it quite difficult to encapsulate lock acquisition and release, for example, in iterators. In many iterator implementations, you would like to acquire the lock in the iterator's "start" function and release it in the iterator's "stop" function. RAII locking instead requires that the lock acquisition and release take place in the same level of scoping, making such encapsulation difficult or even impossible.




Figure 7.8: Locking Hierarchy

RAII locking also prohibits overlapping critical sections, due to the fact that scopes must nest. This prohibition makes it difficult or impossible to express a number of useful constructs, for example, locking trees that mediate between multiple concurrent attempts to assert an event. Of an arbitrarily large group of concurrent attempts, only one need succeed, and the best strategy for the remaining attempts is for them to fail as quickly and painlessly as possible. Otherwise, lock contention becomes pathological on large systems (where "large" is many hundreds of CPUs).

Example data structures (taken from the Linux kernel's implementation of RCU) are shown in Figure 7.8. Here, each CPU is assigned a leaf rcu\_node structure, and each rcu\_node structure has a pointer to its parent (named, oddly enough, ->parent), up to the root rcu\_node structure, which has a NULL ->parent pointer. The number of child rcu\_node structures per parent can vary, but is typically 32 or 64. Each rcu\_node structure also contains a lock named ->fgslock.

The general approach is a *tournament*, where a given CPU conditionally acquires its leaf rcu\_node structure's ->fqslock, and, if successful, attempt to acquire that of the parent, then release that of the child. In addition, at each level, the CPU checks a global gp\_flags variable, and if this variable indicates that some other CPU has asserted the event, the first CPU drops out of the competition. This acquire-then-release sequence continues until either the gp\_flags variable indicates that

<sup>5</sup> Though more clearly expressed at http://www.stroustrup.com/bs\_faq2.html#finally.

<sup>&</sup>lt;sup>6</sup> My later work with parallelism at Sequent Computer Systems very quickly disabused me of this misguided notion.

Listing 7.7: Conditional Locking to Reduce Contention

```
void force_quiescent_state(struct rcu_node *rnp_leaf)
3
     int ret;
      struct rcu_node *rnp = rnp_leaf;
5
      struct rcu_node *rnp_old = NULL;
      for (; rnp != NULL; rnp = rnp->parent) {
       ret = (ACCESS_ONCE(gp_flags)) ||
              !raw_spin_trylock(&rnp->fqslock);
9
        if (rnp_old != NULL)
10
          raw_spin_unlock(&rnp_old->fqslock);
11
12
13
          return;
        rnp_old = rnp;
15
16
      if (!ACCESS_ONCE(gp_flags)) {
17
        ACCESS_ONCE(gp_flags) = 1;
        do_force_quiescent_state();
18
        schedule_timeout_interruptible(HZ / 10);
20
        ACCESS_ONCE(gp_flags) = 0;
21
     raw_spin_unlock(&rnp_old->fqslock);
23
```

someone else won the tournament, one of the attempts to acquire an ->fqslock fails, or the root rcu\_node structure's ->fqslock has been acquired. If the root rcu\_node structure's ->fqslock is acquired, a function named do\_force\_quiescent\_state() is invoked, but this function should be invoked at most once every 100 milliseconds.

Simplified code to implement this is shown in Listing 7.7. The purpose of this function is to mediate between CPUs who have concurrently detected a need to invoke the do\_force\_quiescent\_state() function. At any given time, it only makes sense for one instance of do\_force\_quiescent\_state() to be active, so if there are multiple concurrent callers, we need at most one of them to actually invoke do\_force\_quiescent\_state(), and we need the rest to (as quickly and painlessly as possible) give up and leave. Furthermore, if do\_force\_quiescent\_state() has been invoked within the past 100 milliseconds, there is no need to invoke it again.

To this end, each pass through the loop spanning lines 7-15 attempts to advance up one level in the rcu\_node hierarchy. If the gp\_flags variable is already set (line 8) or if the attempt to acquire the current rcu\_node structure's ->fqslock is unsuccessful (line 9), then local variable ret is set to 1. If line 10 sees that local variable rnp\_old is non-NULL, meaning that we hold rnp\_old's ->fqs\_lock, line 11 releases this lock (but only after the attempt has been made to acquire the parent rcu\_node structure's ->fqslock). If line 12 sees that either line 8 or 9 saw a reason to give up, line 13 returns to the caller. Otherwise,

we must have acquired the current rcu\_node structure's ->fqslock, so line 14 saves a pointer to this structure in local variable rnp\_old in preparation for the next pass through the loop.

If control reaches line 16, we won the tournament, and now holds the root rcu\_node structure's ->fqslock. If line 16 still sees that the global variable gp\_flags is zero, line 17 sets gp\_flags to one, line 18 invokes do\_force\_quiescent\_state(), line 19 waits for 100 milliseconds, and line 20 resets gp\_flags back to zero. Either way, line 22 releases the root rcu\_node structure's -> fqslock.

**Quick Quiz 7.20:** The code in Listing 7.7 is ridiculously complicated! Why not conditionally acquire a single global lock? ■

Quick Quiz 7.21: Wait a minute! If we "win" the tournament on line 16 of Listing 7.7, we get to do all the work of do\_force\_quiescent\_state(). Exactly how is that a win, really?

This function illustrates the not-uncommon pattern of hierarchical locking. This pattern is quite difficult to implement using strict RAII locking, just like the iterator encapsulation noted earlier, and so explicit lock/unlock primitives will be needed for the foreseeable future.

# 7.3 Locking Implementation Issues

Developers are almost always best-served by using whatever locking primitives are provided by the system, for example, the POSIX pthread mutex locks [Ope97, But97]. Nevertheless, studying sample implementations can be helpful, as can considering the challenges posed by extreme workloads and environments.

# 7.3.1 Sample Exclusive-Locking Implementation Based on Atomic Exchange

This section reviews the implementation shown in Listing 7.8. The data structure for this lock is just an int, as shown on line 1, but could be any integral type. The initial value of this lock is zero, meaning "unlocked", as shown on line 2.

**Quick Quiz 7.22:** Why not rely on the C language's default initialization of zero instead of using the explicit initializer shown on line 2 of Listing 7.8? ■

Lock acquisition is carried out by the xchg\_lock() function shown on lines 4-9. This function uses a nested

Listing 7.8: Sample Lock Based on Atomic Exchange

```
1 typedef int xchglock_t;
2 #define DEFINE_XCHG_LOCK(n) xchglock_t n = 0
3
4 void xchg_lock(xchglock_t *xp)
5 {
6  while (xchg(xp, 1) == 1) {
7  while (*xp == 1)
8   continue;
9  }
10 }
11
12 void xchg_unlock(xchglock_t *xp)
13 {
14  (void)xchg(xp, 0);
15 }
```

loop, with the outer loop repeatedly atomically exchanging the value of the lock with the value one (meaning "locked"). If the old value was already the value one (in other words, someone else already holds the lock), then the inner loop (lines 7-8) spins until the lock is available, at which point the outer loop makes another attempt to acquire the lock.

**Quick Quiz 7.23:** Why bother with the inner loop on lines 7-8 of Listing 7.8? Why not simply repeatedly do the atomic exchange operation on line 6? ■

Lock release is carried out by the xchg\_unlock() function shown on lines 12-15. Line 14 atomically exchanges the value zero ("unlocked") into the lock, thus marking it as having been released.

**Quick Quiz 7.24:** Why not simply store zero into the lock word on line 14 of Listing 7.8? ■

This lock is a simple example of a test-and-set lock [SR84], but very similar mechanisms have been used extensively as pure spinlocks in production.

# 7.3.2 Other Exclusive-Locking Implementations

There are a great many other possible implementations of locking based on atomic instructions, many of which are reviewed by Mellor-Crummey and Scott [MCS91]. These implementations represent different points in a multi-dimensional design tradeoff [McK96b]. For example, the atomic-exchange-based test-and-set lock presented in the previous section works well when contention is low and has the advantage of small memory footprint. It avoids giving the lock to threads that cannot use it, but as a result can suffer from unfairness or even starvation at high contention levels.

In contrast, ticket lock [MCS91], which is used in the Linux kernel, avoids unfairness at high contention levels, but as a consequence of its first-in-first-out discipline can grant the lock to a thread that is currently unable to use it, for example, due to being preempted, interrupted, or otherwise out of action. However, it is important to avoid getting too worried about the possibility of preemption and interruption given that this preemption and interruption might just as well happen just after the lock was acquired.<sup>7</sup>

All locking implementations where waiters spin on a single memory location, including both test-and-set locks and ticket locks, suffer from performance problems at high contention levels. The problem is that the thread releasing the lock must update the value of the corresponding memory location. At low contention, this is not a problem: The corresponding cache line is very likely still local to and writeable by the thread holding the lock. In contrast, at high levels of contention, each thread attempting to acquire the lock will have a read-only copy of the cache line, and the lock holder will need to invalidate all such copies before it can carry out the update that releases the lock. In general, the more CPUs and threads there are, the greater the overhead incurred when releasing the lock under conditions of high contention.

This negative scalability has motivated a number of different queued-lock implementations [And90, GT90, MCS91, WKS94, Cra93, MLH94, TS93]. Queued locks avoid high cache-invalidation overhead by assigning each thread a queue element. These queue elements are linked together into a queue that governs the order that the lock will be granted to the waiting threads. The key point is that each thread spins on its own queue element, so that the lock holder need only invalidate the first element from the next thread's CPU's cache. This arrangement greatly reduces the overhead of lock handoff at high levels of contention.

More recent queued-lock implementations also take the system's architecture into account, preferentially granting locks locally, while also taking steps to avoid starvation [SSVM02, RH03, RH02, JMRR02, MCM02]. Many of these can be thought of as analogous to the elevator algorithms traditionally used in scheduling disk I/O.

Unfortunately, the same scheduling logic that improves the efficiency of queued locks at high contention also increases their overhead at low contention. Beng-Hong Lim and Anant Agarwal therefore combined a simple test-andset lock with a queued lock, using the test-and-set lock

<sup>&</sup>lt;sup>7</sup> Besides, the best way of handling high lock contention is to avoid it in the first place! However, there are some situation where high lock contention is the lesser of the available evils, and in any case, studying schemes that deal with high levels of contention is good mental exercise.

at low levels of contention and switching to the queued lock at high levels of contention [LA94], thus getting low overhead at low levels of contention and getting fairness and high throughput at high levels of contention. Browning et al. took a similar approach, but avoided the use of a separate flag, so that the test-and-set fast path uses the same sequence of instructions that would be used in a simple test-and-set lock [BMMM05]. This approach has been used in production.

Another issue that arises at high levels of contention is when the lock holder is delayed, especially when the delay is due to preemption, which can result in *priority inversion*, where a low-priority thread holds a lock, but is preempted by a medium priority CPU-bound thread, which results in a high-priority process blocking while attempting to acquire the lock. The result is that the CPU-bound medium-priority process is preventing the high-priority process from running. One solution is *priority inheritance* [LR80], which has been widely used for real-time computing [SRL90a, Cor06b], despite some lingering controversy over this practice [Yod04a, Loc02].

Another way to avoid priority inversion is to prevent preemption while a lock is held. Because preventing preemption while locks are held also improves throughput, most proprietary UNIX kernels offer some form of scheduler-conscious synchronization mechanism [KWS97], largely due to the efforts of a certain sizable database vendor. These mechanisms usually take the form of a hint that preemption would be inappropriate. These hints frequently take the form of a bit set in a particular machine register, which enables extremely low per-lock-acquisition overhead for these mechanisms. In contrast, Linux avoids these hints, instead getting similar results from a mechanism called *futexes* [FRK02, Mol06, Ros06, Dre11].

Interestingly enough, atomic instructions are not strictly needed to implement locks [Dij65, Lam74]. An excellent exposition of the issues surrounding locking implementations based on simple loads and stores may be found in Herlihy's and Shavit's textbook [HS08]. The main point echoed here is that such implementations currently have little practical application, although a careful study of them can be both entertaining and enlightening. Nevertheless, with one exception described below, such study is left as an exercise for the reader.

Gamsa et al. [GKAS99, Section 5.3] describe a tokenbased mechanism in which a token circulates among the CPUs. When the token reaches a given CPU, it has exclusive access to anything protected by that token. There are any number of schemes that may be used to implement the token-based mechanism, for example:

- 1. Maintain a per-CPU flag, which is initially zero for all but one CPU. When a CPU's flag is non-zero, it holds the token. When it finishes with the token, it zeroes its flag and sets the flag of the next CPU to one (or to any other non-zero value).
- 2. Maintain a per-CPU counter, which is initially set to the corresponding CPU's number, which we assume to range from zero to *N* − 1, where *N* is the number of CPUs in the system. When a CPU's counter is greater than that of the next CPU (taking counter wrap into account), the first CPU holds the token. When it is finished with the token, it sets the next CPU's counter to a value one greater than its own counter.

**Quick Quiz 7.25:** How can you tell if one counter is greater than another, while accounting for counter wrap?

**Quick Quiz 7.26:** Which is better, the counter approach or the flag approach? ■

This lock is unusual in that a given CPU cannot necessarily acquire it immediately, even if no other CPU is using it at the moment. Instead, the CPU must wait until the token comes around to it. This is useful in cases where CPUs need periodic access to the critical section, but can tolerate variances in token-circulation rate. Gamsa et al. [GKAS99] used it to implement a variant of readcopy update (see Section 9.5), but it could also be used to protect periodic per-CPU operations such as flushing per-CPU caches used by memory allocators [MS93], garbage-collecting per-CPU data structures, or flushing per-CPU data to shared storage (or to mass storage, for that matter).

As increasing numbers of people gain familiarity with parallel hardware and parallelize increasing amounts of code, we can expect more special-purpose locking primitives to appear. Nevertheless, you should carefully consider this important safety tip: Use the standard synchronization primitives whenever humanly possible. The big advantage of the standard synchronization primitives over roll-your-own efforts is that the standard primitives are typically *much* less bug-prone.<sup>8</sup>

<sup>&</sup>lt;sup>8</sup> And yes, I have done at least my share of roll-your-own synchronization primitives. However, you will notice that my hair is much greyer than it was before I started doing that sort of work. Coincidence? Maybe. But are you *really* willing to risk your own hair turning prematurely grey?

Listing 7.9: Per-Element Locking Without Existence Guarantees

```
1 int delete(int key)
 2 {
3
    int b;
     struct element *p;
     b = hashfunction(key);
     p = hashtable[b];
     if (p == NULL || p->key != key)
8
      return 0:
     spin lock(&p->lock);
10
     hashtable[b] = NULL;
11
     spin_unlock(&p->lock);
12
13
     kfree(p);
14
     return 1:
15
```

# 7.4 Lock-Based Existence Guarantees

A key challenge in parallel programming is to provide *existence guarantees* [GKAS99], so that attempts to access a given object can rely on that object being in existence throughout a given access attempt. In some cases, existence guarantees are implicit:

- Global variables and static local variables in the base module will exist as long as the application is running.
- Global variables and static local variables in a loaded module will exist as long as that module remains loaded.
- 3. A module will remain loaded as long as at least one of its functions has an active instance.
- 4. A given function instance's on-stack variables will exist until that instance returns.
- 5. If you are executing within a given function or have been called (directly or indirectly) from that function, then the given function has an active instance.

These implicit existence guarantees are straightforward, though bugs involving implicit existence guarantees really can happen.

**Quick Quiz 7.27:** How can relying on implicit existence guarantees result in a bug? ■

But the more interesting—and troublesome—guarantee involves heap memory: A dynamically allocated data structure will exist until it is freed. The problem to be solved is to synchronize the freeing of the structure with concurrent accesses to that same structure. One way to

Listing 7.10: Per-Element Locking With Lock-Based Existence Guarantees

```
1 int delete(int key)
2 {
3
     int b;
     struct element *p:
     spinlock t *sp;
5
6
     b = hashfunction(kev):
8
     sp = &locktable[b]:
     spin_lock(sp);
10
     p = hashtable[b];
11
     if (p == NULL \mid \mid p \rightarrow key != key) {
       spin_unlock(sp);
12
13
       return 0;
14
     hashtable[b] = NULL:
15
16
     spin_unlock(sp);
17
     kfree(p):
18
     return 1;
19 }
```

do this is with *explicit guarantees*, such as locking. If a given structure may only be freed while holding a given lock, then holding that lock guarantees that structure's existence.

But this guarantee depends on the existence of the lock itself. One straightforward way to guarantee the lock's existence is to place the lock in a global variable, but global locking has the disadvantage of limiting scalability. One way of providing scalability that improves as the size of the data structure increases is to place a lock in each element of the structure. Unfortunately, putting the lock that is to protect a data element in the data element itself is subject to subtle race conditions, as shown in Listing 7.9.

**Quick Quiz 7.28:** What if the element we need to delete is not the first element of the list on line 8 of Listing 7.9? ■

**Quick Quiz 7.29:** What race condition can occur in Listing 7.9? ■

One way to fix this example is to use a hashed set of global locks, so that each hash bucket has its own lock, as shown in Listing 7.10. This approach allows acquiring the proper lock (on line 9) before gaining a pointer to the data element (on line 10). Although this approach works quite well for elements contained in a single partitionable data structure such as the hash table shown in the figure, it can be problematic if a given data element can be a member of multiple hash tables or given morecomplex data structures such as trees or graphs. Not only can these problems be solved, but the solutions also form the basis of lock-based software transactional memory implementations [ST95, DSS06]. However, Chapter 9 describes simpler—and faster—ways of providing existence guarantees.

# 7.5 Locking: Hero or Villain?

As is often the case in real life, locking can be either hero or villain, depending on how it is used and on the problem at hand. In my experience, those writing whole applications are happy with locking, those writing parallel libraries are less happy, and those parallelizing existing sequential libraries are extremely unhappy. The following sections discuss some reasons for these differences in viewpoints.

# 7.5.1 Locking For Applications: Hero!

When writing an entire application (or entire kernel), developers have full control of the design, including the synchronization design. Assuming that the design makes good use of partitioning, as discussed in Chapter 6, locking can be an extremely effective synchronization mechanism, as demonstrated by the heavy use of locking in production-quality parallel software.

Nevertheless, although such software usually bases most of its synchronization design on locking, such software also almost always makes use of other synchronization mechanisms, including special counting algorithms (Chapter 5), data ownership (Chapter 8), reference counting (Section 9.2), sequence locking (Section 9.4), and read-copy update (Section 9.5). In addition, practitioners use tools for deadlock detection [Cor06a], lock acquisition/release balancing [Cor04b], cachemiss analysis [The11], hardware-counter-based profiling [EGMdB11, The12], and many more besides.

Given careful design, use of a good combination of synchronization mechanisms, and good tooling, locking works quite well for applications and kernels.

# 7.5.2 Locking For Parallel Libraries: Just Another Tool

Unlike applications and kernels, the designer of a library cannot know the locking design of the code that the library will be interacting with. In fact, that code might not be written for years to come. Library designers therefore have less control and must exercise more care when laying out their synchronization design.

Deadlock is of course of particular concern, and the techniques discussed in Section 7.1.1 need to be applied. One popular deadlock-avoidance strategy is therefore to ensure that the library's locks are independent subtrees of the enclosing program's locking hierarchy. However, this can be harder than it looks.

One complication was discussed in Section 7.1.1.2, namely when library functions call into application code, with qsort()'s comparison-function argument being a case in point. Another complication is the interaction with signal handlers. If an application signal handler is invoked from a signal received within the library function, deadlock can ensue just as surely as if the library function had called the signal handler directly. A final complication occurs for those library functions that can be used between a fork()/exec() pair, for example, due to use of the system() function. In this case, if your library function was holding a lock at the time of the fork(), then the child process will begin life with that lock held. Because the thread that will release the lock is running in the parent but not the child, if the child calls your library function, deadlock will ensue.

The following strategies may be used to avoid deadlock problems in these cases:

- 1. Don't use either callbacks or signals.
- Don't acquire locks from within callbacks or signal handlers.
- 3. Let the caller control synchronization.
- Parameterize the library API to delegate locking to caller.
- 5. Explicitly avoid callback deadlocks.
- 6. Explicitly avoid signal-handler deadlocks.

Each of these strategies is discussed in one of the following sections.

#### 7.5.2.1 Use Neither Callbacks Nor Signals

If a library function avoids callbacks and the application as a whole avoids signals, then any locks acquired by that library function will be leaves of the locking-hierarchy tree. This arrangement avoids deadlock, as discussed in Section 7.1.1.1. Although this strategy works extremely well where it applies, there are some applications that must use signal handlers, and there are some library functions (such as the qsort() function discussed in Section 7.1.1.2) that require callbacks.

The strategy described in the next section can often be used in these cases.

# 7.5.2.2 Avoid Locking in Callbacks and Signal Handlers

If neither callbacks nor signal handlers acquire locks, then they cannot be involved in deadlock cycles, which allows straightforward locking hierarchies to once again consider library functions to be leaves on the locking-hierarchy tree. This strategy works very well for most uses of qsort, whose callbacks usually simply compare the two values passed in to them. This strategy also works wonderfully for many signal handlers, especially given that acquiring locks from within signal handlers is generally frowned upon [Gro01], but can fail if the application needs to manipulate complex data structures from a signal handler.

Here are some ways to avoid acquiring locks in signal handlers even if complex data structures must be manipulated:

- 1. Use simple data structures based on non-blocking synchronization, as will be discussed in Section 14.2.1.
- 2. If the data structures are too complex for reasonable use of non-blocking synchronization, create a queue that allows non-blocking enqueue operations. In the signal handler, instead of manipulating the complex data structure, add an element to the queue describing the required change. A separate thread can then remove elements from the queue and carry out the required changes using normal locking. There are a number of readily available implementations of concurrent queues [KLP12, Des09b, MS96].

This strategy should be enforced with occasional manual or (preferably) automated inspections of callbacks and signal handlers. When carrying out these inspections, be wary of clever coders who might have (unwisely) created home-brew locks from atomic operations.

#### 7.5.2.3 Caller Controls Synchronization

Let the caller control synchronization. This works extremely well when the library functions are operating on independent caller-visible instances of a data structure, each of which may be synchronized separately. For example, if the library functions operate on a search tree, and if the application needs a large number of independent search trees, then the application can associate a lock with each tree. The application then acquires and releases

locks as needed, so that the library need not be aware of parallelism at all. Instead, the application controls the parallelism, so that locking can work very well, as was discussed in Section 7.5.1.

However, this strategy fails if the library implements a data structure that requires internal concurrency, for example, a hash table or a parallel sort. In this case, the library absolutely must control its own synchronization.

### 7.5.2.4 Parameterize Library Synchronization

The idea here is to add arguments to the library's API to specify which locks to acquire, how to acquire and release them, or both. This strategy allows the application to take on the global task of avoiding deadlock by specifying which locks to acquire (by passing in pointers to the locks in question) and how to acquire them (by passing in pointers to lock acquisition and release functions), but also allows a given library function to control its own concurrency by deciding where the locks should be acquired and released.

In particular, this strategy allows the lock acquisition and release functions to block signals as needed without the library code needing to be concerned with which signals need to be blocked by which locks. The separation of concerns used by this strategy can be quite effective, but in some cases the strategies laid out in the following sections can work better.

That said, passing explicit pointers to locks to external APIs must be very carefully considered, as discussed in Section 7.1.1.4. Although this practice is sometimes the right thing to do, you should do yourself a favor by looking into alternative designs first.

### 7.5.2.5 Explicitly Avoid Callback Deadlocks

The basic rule behind this strategy was discussed in Section 7.1.1.2: "Release all locks before invoking unknown code." This is usually the best approach because it allows the application to ignore the library's locking hierarchy: the library remains a leaf or isolated subtree of the application's overall locking hierarchy.

In cases where it is not possible to release all locks before invoking unknown code, the layered locking hierarchies described in Section 7.1.1.3 can work well. For example, if the unknown code is a signal handler, this implies that the library function block signals across all lock acquisitions, which can be complex and slow. Therefore, in cases where signal handlers (probably unwisely)

<sup>&</sup>lt;sup>9</sup> But the standard's words do not stop clever coders from creating their own home-brew locking primitives from atomic operations.

acquire locks, the strategies in the next section may prove helpful.

### 7.5.2.6 Explicitly Avoid Signal-Handler Deadlocks

Suppose that a given library function is known to acquire locks, but does not block signals. Suppose further that it is necessary to invoke that function both from within and outside of a signal handler, and that it is not permissible to modify this library function. Of course, if no special action is taken, then if a signal arrives while that library function is holding its lock, deadlock can occur when the signal handler invokes that same library function, which in turn attempts to re-acquire that same lock.

Such deadlocks can be avoided as follows:

- 1. If the application invokes the library function from within a signal handler, then that signal must be blocked every time that the library function is invoked from outside of a signal handler.
- If the application invokes the library function while holding a lock acquired within a given signal handler, then that signal must be blocked every time that the library function is called outside of a signal handler.

These rules can be enforced by using tools similar to the Linux kernel's lockdep lock dependency checker [Cor06a]. One of the great strengths of lockdep is that it is not fooled by human intuition [Ros11].

# 7.5.2.7 Library Functions Used Between fork() and exec()

As noted earlier, if a thread executing a library function is holding a lock at the time that some other thread invokes fork(), the fact that the parent's memory is copied to create the child means that this lock will be born held in the child's context. The thread that will release this lock is running in the parent, but not in the child, which means that the child's copy of this lock will never be released. Therefore, any attempt on the part of the child to invoke that same library function will result in deadlock.

One approach to this problem would be to have the library function check to see if the owner of the lock is still running, and if not, "breaking" the lock by reinitializing and then acquiring it. However, this approach has a couple of vulnerabilities:

1. The data structures protected by that lock are likely to be in some intermediate state, so that naively

- breaking the lock might result in arbitrary memory corruption.
- 2. If the child creates additional threads, two threads might break the lock concurrently, with the result that both threads believe they own the lock. This could again result in arbitrary memory corruption.

The atfork() function is provided to help deal with these situations. The idea is to register a triplet of functions, one to be called by the parent before the fork(), one to be called by the parent after the fork(), and one to be called by the child after the fork(). Appropriate cleanups can then be carried out at these three points.

Be warned, however, that coding of atfork() handlers is quite subtle in general. The cases where atfork() works best are cases where the data structure in question can simply be re-initialized by the child.

### 7.5.2.8 Parallel Libraries: Discussion

Regardless of the strategy used, the description of the library's API must include a clear description of that strategy and how the caller should interact with that strategy. In short, constructing parallel libraries using locking is possible, but not as easy as constructing a parallel application.

# 7.5.3 Locking For Parallelizing Sequential Libraries: Villain!

With the advent of readily available low-cost multicore systems, a common task is parallelizing an existing library that was designed with only single-threaded use in mind. This all-too-common disregard for parallelism can result in a library API that is severely flawed from a parallel-programming viewpoint. Candidate flaws include:

- 1. Implicit prohibition of partitioning.
- 2. Callback functions requiring locking.
- 3. Object-oriented spaghetti code.

These flaws and the consequences for locking are discussed in the following sections.

#### 7.5.3.1 Partitioning Prohibited

Suppose that you were writing a single-threaded hashtable implementation. It is easy and fast to maintain an exact count of the total number of items in the hash table,

and also easy and fast to return this exact count on each addition and deletion operation. So why not?

One reason is that exact counters do not perform or scale well on multicore systems, as was seen in Chapter 5. As a result, the parallelized implementation of the hash table will not perform or scale well.

So what can be done about this? One approach is to return an approximate count, using one of the algorithms from Chapter 5. Another approach is to drop the element count altogether.

Either way, it will be necessary to inspect uses of the hash table to see why the addition and deletion operations need the exact count. Here are a few possibilities:

- Determining when to resize the hash table. In this
  case, an approximate count should work quite well.
  It might also be useful to trigger the resizing operation from the length of the longest chain, which can
  be computed and maintained in a nicely partitioned
  per-chain manner.
- Producing an estimate of the time required to traverse the entire hash table. An approximate count works well in this case, also.
- 3. For diagnostic purposes, for example, to check for items being lost when transferring them to and from the hash table. This clearly requires an exact count. However, given that this usage is diagnostic in nature, it might suffice to maintain the lengths of the hash chains, then to infrequently sum them up while locking out addition and deletion operations.

It turns out that there is now a strong theoretical basis for some of the constraints that performance and scalability place on a parallel library's APIs [AGH<sup>+</sup>11a, AGH<sup>+</sup>11b, McK11b]. Anyone designing a parallel library needs to pay close attention to those constraints.

Although it is all too easy to blame locking for what are really problems due to a concurrency-unfriendly API, doing so is not helpful. On the other hand, one has little choice but to sympathize with the hapless developer who made this choice in (say) 1985. It would have been a rare and courageous developer to anticipate the need for parallelism at that time, and it would have required an even more rare combination of brilliance and luck to actually arrive at a good parallel-friendly API.

Times change, and code must change with them. That said, there might be a huge number of users of a popular library, in which case an incompatible change to the API would be quite foolish. Adding a parallel-friendly API

to complement the existing heavily used sequential-only API is probably the best course of action in this situation.

Nevertheless, human nature being what it is, we can expect our hapless developer to be more likely to complain about locking than about his or her own poor (though understandable) API design choices.

#### 7.5.3.2 Deadlock-Prone Callbacks

Sections 7.1.1.2, 7.1.1.3, and 7.5.2 described how undisciplined use of callbacks can result in locking woes. These sections also described how to design your library function to avoid these problems, but it is unrealistic to expect a 1990s programmer with no experience in parallel programming to have followed such a design. Therefore, someone attempting to parallelize an existing callbackheavy single-threaded library will likely have many opportunities to curse locking's villainy.

If there are a very large number of uses of a callback-heavy library, it may be wise to again add a parallel-friendly API to the library in order to allow existing users to convert their code incrementally. Alternatively, some advocate use of transactional memory in these cases. While the jury is still out on transactional memory, Section 17.2 discusses its strengths and weaknesses. It is important to note that hardware transactional memory (discussed in Section 17.3) cannot help here unless the hardware transactional memory implementation provides forward-progress guarantees, which few do. Other alternatives that appear to be quite practical (if less heavily hyped) include the methods discussed in Sections 7.1.1.5, and 7.1.1.6, as well as those that will be discussed in Chapters 8 and 9.

### 7.5.3.3 Object-Oriented Spaghetti Code

Object-oriented programming went mainstream sometime in the 1980s or 1990s, and as a result there is a huge amount of object-oriented code in production, much of it single-threaded. Although object orientation can be a valuable software technique, undisciplined use of objects can easily result in object-oriented spaghetti code. In object-oriented spaghetti code, control flits from object to object in an essentially random manner, making the code hard to understand and even harder, and perhaps impossible, to accommodate a locking hierarchy.

Although many might argue that such code should be cleaned up in any case, such things are much easier to say than to do. If you are tasked with parallelizing such a beast, you can reduce the number of opportunities to 7.6. SUMMARY 109

curse locking by using the techniques described in Sections 7.1.1.5, and 7.1.1.6, as well as those that will be discussed in Chapters 8 and 9. This situation appears to be the use case that inspired transactional memory, so it might be worth a try as well. That said, the choice of synchronization mechanism should be made in light of the hardware habits discussed in Chapter 3. After all, if the overhead of the synchronization mechanism is orders of magnitude more than that of the operations being protected, the results are not going to be pretty.

And that leads to a question well worth asking in these situations: Should the code remain sequential? For example, perhaps parallelism should be introduced at the process level rather than the thread level. In general, if a task is proving extremely hard, it is worth some time spent thinking about not only alternative ways to accomplish that particular task, but also alternative tasks that might better solve the problem at hand.

# 7.6 Summary

Locking is perhaps the most widely used and most generally useful synchronization tool. However, it works best when designed into an application or library from the beginning. Given the large quantity of pre-existing single-threaded code that might need to one day run in parallel, locking should therefore not be the only tool in your parallel-programming toolbox. The next few chapters will discuss other tools, and how they can best be used in concert with locking and with each other.

It is mine, I tell you. My own. My precious. Yes, my precious.

Gollum in "The Fellowship of the Ring", J.R.R. Tolkien

# **Chapter 8**

# **Data Ownership**

One of the simplest ways to avoid the synchronization overhead that comes with locking is to parcel the data out among the threads (or, in the case of kernels, CPUs) so that a given piece of data is accessed and modified by only one of the threads. Interestingly enough, data ownership covers each of the "big three" parallel design techniques: It partitions over threads (or CPUs, as the case may be), it batches all local operations, and its elimination of synchronization operations is weakening carried to its logical extreme. It should therefore be no surprise that data ownership is used extremely heavily, in fact, it is one usage pattern that even novices use almost instinctively. In fact, it is used so heavily that this chapter will not introduce any new examples, but will instead reference examples from previous chapters.

**Quick Quiz 8.1:** What form of data ownership is extremely difficult to avoid when creating shared-memory parallel programs (for example, using pthreads) in C or C++?

There are a number of approaches to data ownership. Section 8.1 presents the logical extreme in data ownership, where each thread has its own private address space. Section 8.2 looks at the opposite extreme, where the data is shared, but different threads own different access rights to the data. Section 8.3 describes function shipping, which is a way of allowing other threads to have indirect access to data owned by a particular thread. Section 8.4 describes how designated threads can be assigned ownership of a specified function and the related data. Section 8.5 discusses improving performance by transforming algorithms with shared data to instead use data ownership. Finally, Section 8.6 lists a few software environments that feature data ownership as a first-class citizen.

# 8.1 Multiple Processes

Section 4.1 introduced the following example:

```
1 compute_it 1 > compute_it.1.out &
2 compute_it 2 > compute_it.2.out &
3 wait
4 cat compute_it.1.out
5 cat compute_it.2.out
```

This example runs two instances of the compute\_it program in parallel, as separate processes that do not share memory. Therefore, all data in a given process is owned by that process, so that almost the entirety of data in the above example is owned. This approach almost entirely eliminates synchronization overhead. The resulting combination of extreme simplicity and optimal performance is obviously quite attractive.

**Quick Quiz 8.2:** What synchronization remains in the example shown in Section 8.1? ■

**Quick Quiz 8.3:** Is there any shared data in the example shown in Section 8.1? ■

This same pattern can be written in C as well as in sh, as illustrated by Listings 4.1 and 4.2.

The next section discusses use of data ownership in shared-memory parallel programs.

# 8.2 Partial Data Ownership and pthreads

Chapter 5 makes heavy use of data ownership, but adds a twist. Threads are not allowed to modify data owned by other threads, but they are permitted to read it. In short, the use of shared memory allows more nuanced notions of ownership and access rights.

For example, consider the per-thread statistical counter implementation shown in Listing 5.5 on page 43. Here,

inc\_count() updates only the corresponding thread's
instance of counter, while read\_count() accesses, but
does not modify, all threads' instances of counter.

Quick Quiz 8.4: Does it ever make sense to have partial data ownership where each thread reads only its own instance of a per-thread variable, but writes to other threads' instances? ■

Pure data ownership is also both common and useful, for example, the per-thread memory-allocator caches discussed in Section 6.4.3 starting on page 80. In this algorithm, each thread's cache is completely private to that thread.

# 8.3 Function Shipping

The previous section described a weak form of data ownership where threads reached out to other threads' data. This can be thought of as bringing the data to the functions that need it. An alternative approach is to send the functions to the data.

Such an approach is illustrated in Section 5.4.3 beginning on page 53, in particular the flush\_local\_count\_sig() and flush\_local\_count() functions in Listing 5.17 on page 55.

The flush\_local\_count\_sig() function is a signal handler that acts as the shipped function. The pthread\_kill() function in flush\_local\_count() sends the signal—shipping the function—and then waits until the shipped function executes. This shipped function has the not-unusual added complication of needing to interact with any concurrently executing add\_count() or sub\_count() functions (see Listing 5.18 on page 55 and Listing 5.19 on page 56).

**Quick Quiz 8.5:** What mechanisms other than POSIX signals may be used for function shipping? ■

# 8.4 Designated Thread

The earlier sections describe ways of allowing each thread to keep its own copy or its own portion of the data. In contrast, this section describes a functional-decomposition approach, where a special designated thread owns the rights to the data that is required to do its job. The eventually consistent counter implementation described in Section 5.2.3 provides an example. This implementation has a designated thread that runs the eventual() function shown on lines 15-32 of Listing 5.4. This eventual() thread periodically pulls the per-thread counts into the

global counter, so that accesses to the global counter will, as the name says, eventually converge on the actual value.

**Quick Quiz 8.6:** But none of the data in the eventual() function shown on lines 15-32 of Listing 5.4 is actually owned by the eventual() thread! In just what way is this data ownership??? ■

## 8.5 Privatization

One way of improving the performance and scalability of a shared-memory parallel program is to transform it so as to convert shared data to private data that is owned by a particular thread.

An excellent example of this is shown in the answer to one of the Quick Quizzes in Section 6.1.1, which uses privatization to produce a solution to the Dining Philosophers problem with much better performance and scalability than that of the standard textbook solution. The original problem has five philosophers sitting around the table with one fork between each adjacent pair of philosophers, which permits at most two philosophers to eat concurrently.

We can trivially privatize this problem by providing an additional five forks, so that each philosopher has his or her own private pair of forks. This allows all five philosophers to eat concurrently, and also offers a considerable reduction in the spread of certain types of disease.

In other cases, privatization imposes costs. For example, consider the simple limit counter shown in Listing 5.7 on page 46. This is an example of an algorithm where threads can read each others' data, but are only permitted to update their own data. A quick review of the algorithm shows that the only cross-thread accesses are in the summation loop in read\_count(). If this loop is eliminated, we move to the more-efficient pure data ownership, but at the cost of a less-accurate result from read\_count().

**Quick Quiz 8.7:** Is it possible to obtain greater accuracy while still maintaining full privacy of the per-thread data? ■

In short, privatization is a powerful tool in the parallel programmer's toolbox, but it must nevertheless be used with care. Just like every other synchronization primitive, it has the potential to increase complexity while decreasing performance and scalability.

# 8.6 Other Uses of Data Ownership

Data ownership works best when the data can be partitioned so that there is little or no need for cross thread access or update. Fortunately, this situation is reasonably common, and in a wide variety of parallel-programming environments.

Examples of data ownership include:

- All message-passing environments, such as MPI [MPI08] and BOINC [Uni08a].
- 2. Map-reduce [Jac08].
- Client-server systems, including RPC, web services, and pretty much any system with a back-end database server.
- 4. Shared-nothing database systems.
- Fork-join systems with separate per-process address spaces.
- Process-based parallelism, such as the Erlang language.
- 7. Private variables, for example, C-language on-stack auto variables, in threaded environments.
- 8. Many parallel linear-algebra algorithms, especially those well-suited for GPGPUs. 1
- 9. Operating-system kernels adapted for networking, where each connection (also called *flow* [DKS89, Zha89, McK90a]) is assigned to a specific thread. One recent example of this approach is the IX operating system [BPP+16]. IX does have some shared data structures, which use synchronization mechanisms to be described in Section 9.5.

Data ownership is perhaps the most underappreciated synchronization mechanism in existence. When used properly, it delivers unrivaled simplicity, performance, and scalability. Perhaps its simplicity costs it the respect that it deserves. Hopefully a greater appreciation for the subtlety and power of data ownership will lead to greater level of respect, to say nothing of leading to greater performance and scalability coupled with reduced complexity.

<sup>&</sup>lt;sup>1</sup> But note that a great many other classes of applications have also been ported to GPGPUs [Mat13, AMD17, NVi17a, NVi17b].

**Chapter 9** 

Violet Fane

# **Deferred Processing**

The strategy of deferring work goes back before the dawn of recorded history. It has occasionally been derided as procrastination or even as sheer laziness. However, in the last few decades workers have recognized this strategy's value in simplifying and streamlining parallel algorithms [KL80, Mas92]. Believe it or not, "laziness" in parallel programming often outperforms and out-scales industriousness! These performance and scalability benefits stem from the fact that deferring work often enables weakening of synchronization primitives, thereby reducing synchronization overhead. General approaches of work deferral include reference counting (Section 9.2), hazard pointers (Section 9.3), sequence locking (Section 9.4), and RCU (Section 9.5). Finally, Section 9.6 describes how to choose among the work-deferral schemes covered in this chapter and Section 9.7 discusses the role of updates. But first we will introduce an example algorithm that will be used to compare and contrast these approaches.

# 9.1 Running Example

This chapter will use a simplified packet-routing algorithm to demonstrate the value of these approaches and to allow them to be compared. Routing algorithms are used in operating-system kernels to deliver each outgoing TCP/IP packets to the appropriate network interface. This particular algorithm is a simplified version of the classic 1980s packet-train-optimized algorithm used in BSD UNIX [Jac88], consisting of a simple linked list. Modern routing algorithms use more complex data structures, however, as in Chapter 5, a simple algorithm will help highlight issues specific to parallelism in an easy-to-understand setting.




Figure 9.1: Pre-BSD Packet Routing List

We further simplify the algorithm by reducing the search key from a quadruple consisting of source and destination IP addresses and ports all the way down to a simple integer. The value looked up and returned will also be a simple integer, so that the data structure is as shown in Figure 9.1, which directs packets with address 42 to interface 1, address 56 to interface 3, and address 17 to interface 7. Assuming that external packet network is stable, this list will be searched frequently and updated rarely. In Chapter 3 we learned that the best ways to evade inconvenient laws of physics, such as the finite speed of light and the atomic nature of matter, is to either partition the data or to rely on read-mostly sharing. In this chapter, we will use this Pre-BSD packet routing list to evaluate a number of read-mostly synchronization techniques.

Listing 9.1 shows a simple single-threaded implementation corresponding to Figure 9.1. Lines 1-5 define a route\_entry structure and line 6 defines the route\_list header. Lines 8-21 define route\_lookup(), which sequentially searches route\_list, returning the corresponding ->iface, or ULONG\_MAX if there is no such route entry. Lines 23-35 define route\_add(), which allocates a route\_entry structure, initializes it, and adds it to the list, returning -ENOMEM in case of memory-

<sup>&</sup>lt;sup>1</sup> In other words, this is not OpenBSD, NetBSD, or even FreeBSD, but none other than Pre-BSD.

**Listing 9.1:** Sequential Pre-BSD Routing Table

```
1 struct route_entry {
     struct cds_list_head re_next;
 3
     unsigned long addr;
     unsigned long iface;
 5 };
 6 CDS_LIST_HEAD(route_list);
 8 unsigned long route_lookup(unsigned long addr)
 9 {
10
     struct route entry *rep;
     unsigned long ret;
11
12
13
     cds_list_for_each_entry(rep,
                              &route list, re next) {
       if (rep->addr == addr) {
15
         ret = rep->iface;
16
17
         return ret;
18
     }
     return ULONG_MAX;
23 int route_add(unsigned long addr,
                 unsigned long interface)
25 {
26
    struct route entry *rep;
27
28
    rep = malloc(sizeof(*rep)):
     if (!rep)
29
      return -ENOMEM;
30
31
     rep->addr = addr;
     rep->iface = interface;
32
     cds_list_add(&rep->re_next, &route_list);
33
34
     return 0:
35 }
36
37
   int route_del(unsigned long addr)
38 {
39
     struct route_entry *rep;
40
41
     cds_list_for_each_entry(rep,
42
                              &route_list, re_next) {
       if (rep->addr == addr) {
43
44
         cds_list_del(&rep->re_next);
45
         free(rep);
46
         return 0:
       }
47
48
    }
49
     return -ENOENT;
50 }
```

allocation failure. Finally, lines 37-50 define route\_del(), which removes and frees the specified route\_entry structure if it exists, or returns -ENOENT otherwise.

This single-threaded implementation serves as a prototype for the various concurrent implementations in this chapter, and also as an estimate of ideal scalability and performance.

# 9.2 Reference Counting

Reference counting tracks the number of references to a given object in order to prevent that object from be-

**Listing 9.2:** Reference-Counted Pre-BSD Routing Table Lookup (BUGGY!!!)

```
1 struct route_entry { /* BUGGY!!! */
   atomic_t re_refcnt;
 3
     struct route_entry *re_next;
    unsigned long addr;
    unsigned long iface;
    int re_freed;
 7 };
 8 struct route_entry route_list;
 9 DEFINE_SPINLOCK(routelock);
11 static void re_free(struct route_entry *rep)
12 {
13
     WRITE_ONCE(rep->re_freed, 1);
14
    free(rep);
15 }
16
17 unsigned long route lookup(unsigned long addr)
18 {
19
    int old;
    int new;
20
21
    struct route entry *rep:
    struct route_entry **repp;
22
23
    unsigned long ret;
24
25 retry:
    repp = &route_list.re_next;
26
    rep = NULL;
27
    do {
28
       if (rep &&
29
30
           atomic dec and test(&rep->re refcnt))
31
         re_free(rep);
32
       rep = READ_ONCE(*repp);
       if (rep == NULL)
33
34
        return ULONG MAX:
35
         if (READ_ONCE(rep->re_freed))
36
37
           abort();
38
         old = atomic_read(&rep->re_refcnt);
39
         if (old <= 0)
40
           goto retry;
41
         new = old + 1;
42
       } while (atomic_cmpxchg(&rep->re_refcnt,
43
                                old, new) != old);
       repp = &rep->re_next;
45
    } while (rep->addr != addr);
46
    ret = rep->iface;
47
     if (atomic_dec_and_test(&rep->re_refcnt))
48
       re_free(rep);
49
     return ret;
50 }
```

ing prematurely freed. As such, it has a long and honorable history of use dating back to at least the early 1960s [Wei63].<sup>2</sup> Reference counting is thus an excellent candidate for a concurrent implementation of Pre-BSD routing.

To that end, Listing 9.2 shows data structures and the route\_lookup() function and Listing 9.3 shows the route\_add() and route\_del() functions (all at

Weizenbaum discusses reference counting as if it was already well-known, so it likely dates back to the 1950s and perhaps even to the 1940s. And perhaps even further. People repairing and maintaining large machines have long used a mechanical reference-counting technique, where each worker had a padlock.

**Listing 9.3:** Reference-Counted Pre-BSD Routing Table Add/Delete (BUGGY!!!)


```
1 int route_add(unsigned long addr, /* BUGGY!!! */
                 unsigned long interface)
 3 {
 4
     struct route_entry *rep;
     rep = malloc(sizeof(*rep));
 6
     if (!rep)
       return -ENOMEM;
     atomic_set(&rep->re_refcnt, 1);
10
     rep->addr = addr;
11
     rep->iface = interface;
     spin_lock(&routelock);
     rep->re_next = route_list.re_next;
     rep->re_freed = 0;
14
15
     route_list.re_next = rep;
16
     spin_unlock(&routelock);
17
     return 0;
18 }
19
20 int route_del(unsigned long addr)
21
     struct route_entry *rep;
23
     struct route entry **repp:
24
25
     spin_lock(&routelock);
26
     repp = &route_list.re_next;
27
     for (;;) {
28
       rep = *repp;
29
       if (rep == NULL)
30
         break;
31
       if (rep->addr == addr) {
32
         *repp = rep->re_next;
33
         spin unlock(&routelock):
34
         if (atomic_dec_and_test(&rep->re_refcnt))
35
           re_free(rep);
36
         return 0:
37
       repp = &rep->re_next;
38
39
     spin_unlock(&routelock);
40
41
     return -ENOENT:
42 ]
```

route\_refcnt.c). Since these algorithms are quite similar to the sequential algorithm shown in Listing 9.1, only the differences will be discussed.

Starting with Listing 9.2, line 2 adds the actual reference counter, line 6 adds a ->re\_freed use-after-free check field, line 9 adds the routelock that will be used to synchronize concurrent updates, and lines 11-15 add re\_free(), which sets ->re\_freed, enabling route\_lookup() to check for use-after-free bugs. In route\_lookup() itself, lines 29-31 release the reference count of the prior element and free it if the count becomes zero, and lines 35-43 acquire a reference on the new element, with lines 36 and 37 performing the use-after-free check.

**Quick Quiz 9.1:** Why bother with a use-after-free check? ■

In Listing 9.3, lines 12, 16, 25, 33, and 40 introduce locking to synchronize concurrent updates. Line 14 initializes the ->re\_freed use-after-free-check field, and



**Figure 9.2:** Pre-BSD Routing Table Protected by Reference Counting

finally lines 34-35 invoke re\_free() if the new value of the reference count is zero.

Quick Quiz 9.2: Why doesn't route\_del() in Listing 9.3 use reference counts to protect the traversal to the element to be freed? ■

Figure 9.2 shows the performance and scalability of reference counting on a read-only workload with a tenelement list running on a single-socket four-core hyperthreaded 2.5 GHz x86 system. The "ideal" trace was generated by running the sequential code shown in Listing 9.1, which works only because this is a read-only workload. The reference-counting performance is abysmal and its scalability even more so, with the "refent" trace dropping down onto the x-axis. This should be no surprise in view of Chapter 3: The reference-count acquisitions and releases have added frequent shared-memory writes to an otherwise read-only workload, thus incurring severe retribution from the laws of physics. As well it should, given that all the wishful thinking in the world is not going to increase the speed of light or decrease the size of the atoms used in modern digital electronics.

**Quick Quiz 9.3:** Why the stairsteps in the "ideal" line in Figure 9.2? Shouldn't it be a straight line? ■

**Quick Quiz 9.4:** Why, in these modern times, does Figure 9.2 only go up to 8 CPUs??? ■

But it gets worse.

Running multiple updater threads repeatedly invoking route\_add() and route\_del() will quickly encounter the abort() statement on line 37 of Listing 9.2, which indicates a use-after-free bug. This in turn means that the reference counts are not only profoundly degrading scalability and performance, but also failing to provide

the needed protection.

One sequence of events leading to the use-after-free bug is as follows, given the list shown in Figure 9.1:

- Thread A looks up address 42, reaching line 33 of route\_lookup() in Listing 9.2. In other words, Thread A has a pointer to the first element, but has not yet acquired a reference to it.
- Thread B invokes route\_del() in Listing 9.3 to delete the route entry for address 42. It completes successfully, and because this entry's ->re\_refcnt field was equal to the value one, it invokes re\_ free() to set the ->re\_freed field and to free the entry.
- Thread A continues execution of route\_lookup().
   Its rep pointer is non-NULL, but line 36 sees that its ->re\_freed field is non-zero, so line 37 invokes abort().

The problem is that the reference count is located in the object to be protected, but that means that there is no protection during the instant in time when the reference count itself is being acquired! This is the reference-counting counterpart of a locking issue noted by Gamsa et al. [GKAS99]. One could imagine using a global lock or reference count to protect the per-route-entry reference-count acquisition, but this would result in severe contention issues. Although algorithms exist that allow safe reference-count acquisition in a concurrent environment [Val95], they are not only extremely complex and error-prone [MS95], but also provide terrible performance and scalability [HMBW07].

In short, concurrency has most definitely reduced the usefulness of reference counting!

Quick Quiz 9.5: If concurrency has "most definitely reduced the usefulness of reference counting", why are there so many reference counters in the Linux kernel? ■

That said, sometimes it is necessary to look at a problem in an entirely different way in order to successfully solve it. The next section describes what could be thought of as an inside-out reference count that provides decent performance and scalability.

### 9.3 Hazard Pointers

One way of avoiding problems with concurrent reference counting is to implement the reference counters inside out, that is, rather than incrementing an integer stored in the

Listing 9.4: Hazard-Pointer Storage and Erasure

```
1 int hp_store(void **p, void **hp)
2 {
3
     void *tmp:
5
     tmp = READ_ONCE(*p);
6
     WRITE_ONCE(*hp, tmp);
     smp_mb();
     if (tmp != READ_ONCE(*p) ||
         tmp == HAZPTR_POISON) {
       WRITE_ONCE(*hp, NULL);
10
11
       return 0;
    return 1;
16 void hp_erase(void **hp)
17 {
     smp_mb();
     WRITE_ONCE(*hp, NULL);
20
    hp_free(hp);
21 }
```

data element, instead store a pointer to that data element in per-CPU (or per-thread) lists. Each element of these lists is called a *hazard pointer* [Mic04].<sup>3</sup> The value of a given data element's "virtual reference counter" can then be obtained by counting the number of hazard pointers referencing that element. Therefore, if that element has been rendered inaccessible to readers, and there are no longer any hazard pointers referencing it, that element may safely be freed.

Of course, this means that hazard-pointer acquisition must be carried out quite carefully in order to avoid destructive races with concurrent deletion. One implementation is shown in Listing 9.4, which shows hp\_store() on lines 1-13 and hp\_erase() on lines 15-20. The smp\_mb() primitive will be described in detail in Chapter 15, but may be ignored for the purposes of this brief overview.

The hp\_store() function records a hazard pointer at hp for the data element whose pointer is referenced by p, while checking for concurrent modifications. If a concurrent modification occurred, hp\_store() refuses to record a hazard pointer, and returns zero to indicate that the caller must restart its traversal from the beginning. Otherwise, hp\_store() returns one to indicate that it successfully recorded a hazard pointer for the data element.

Quick Quiz 9.6: Why does hp\_store() in Listing 9.4 take a double indirection to the data element? Why not void \* instead of void \*\*? ■

**Quick Quiz 9.7:** Why does hp\_store()'s caller need to restart its traversal from the beginning in case of fail-

<sup>&</sup>lt;sup>3</sup> Also independently invented by others [HLM02].

ure? Isn't that inefficient for large data structures? ■

**Quick Quiz 9.8:** Given that papers on hazard pointers use the bottom bits of each pointer to mark deleted elements, what is up with HAZPTR POISON? ■

Because algorithms using hazard pointers might be restarted at any step of their traversal through the data structure, such algorithms must typically take care to avoid making any changes to the data structure until after they have acquired all relevant hazard pointers.

**Quick Quiz 9.9:** But don't these restrictions on hazard pointers also apply to other forms of reference counting?

These restrictions result in great benefits to readers, courtesy of the fact that the hazard pointers are stored local to each CPU or thread, which in turn allows traversals of the data structures themselves to be carried out in a completely read-only fashion. Referring back to Figure 5.8 on page 60, hazard pointers enable the CPU caches to do resource replication, which in turn allows weakening of the parallel-access-control mechanism, thus boosting performance and scalability. Performance comparisons with other mechanisms may be found in Chapter 10 and in other publications [HMBW07, McK13, Mic04].

The Pre-BSD routing example can use hazard pointers as shown in Listing 9.5 for data structures and route\_lookup(), and in Listing 9.6 for route\_add() and route\_del() (route\_hazptr.c). As with reference counting, the hazard-pointers implementation is quite similar to the sequential algorithm shown in Listing 9.1 on page 116, so only differences will be discussed.

Starting with Listing 9.5, line 2 shows the ->hh field used to queue objects pending hazard-pointer free, line 6 shows the ->re\_freed field used to detect use-after-free bugs, and lines 24-30 attempt to acquire a hazard pointer, branching to line 18's retry label on failure.

In Listing 9.6, line 11 initializes ->re\_freed, lines 32 and 33 poison the ->re\_next field of the newly removed object, and line 35 passes that object to the hazard pointers's hazptr\_free\_later() function, which will free that object once it is safe to do so. The spinlocks work the same as in Listing 9.3.

Figure 9.3 shows the hazard-pointers-protected Pre-BSD routing algorithm's performance on the same readonly workload as for Figure 9.2. Although hazard pointers scales much better than does reference counting, hazard pointers still require readers to do writes to shared memory (albeit with much improved locality of reference), and also require a full memory barrier and retry check for each object traversed. Therefore, hazard pointers's

Listing 9.5: Hazard-Pointer Pre-BSD Routing Table Lookup

```
1 struct route_entry {
    struct hazptr_head hh;
3
    struct route_entry *re_next;
    unsigned long addr;
    unsigned long iface;
5
7 };
8 struct route_entry route_list;
9 DEFINE_SPINLOCK(routelock);
10 hazard_pointer __thread *my_hazptr;
12 unsigned long route_lookup(unsigned long addr)
13 {
    int offset = 0:
15
     struct route_entry *rep;
     struct route_entry **repp;
17
18 retry:
19
     repp = &route_list.re_next;
20
21
       rep = READ_ONCE(*repp);
       if (rep == NULL)
23
         return ULONG_MAX;
24
       if (rep == (struct route_entry *)HAZPTR_POISON)
         goto retry:
26
       my_hazptr[offset].p = &rep->hh;
27
       offset = !offset;
28
       smp mb():
       if (READ_ONCE(*repp) != rep)
29
30
         goto retry:
31
       repp = &rep->re next;
32
    } while (rep->addr != addr);
33
     if (READ_ONCE(rep->re_freed))
34
       abort():
35
    return rep->iface;
36 }
```

performance is far short of ideal. On the other hand, hazard pointers do operate correctly for workloads involving concurrent updates.

**Quick Quiz 9.10:** The paper "Structured Deferral: Synchronization via Procrastination" [McK13] shows that hazard pointers have near-ideal performance. Whatever happened in Figure 9.3??? ■

The next section attempts to improve on hazard pointers by using sequence locks, which avoid both read-side writes and per-object memory barriers.

# 9.4 Sequence Locks

Sequence locks are used in the Linux kernel for readmostly data that must be seen in a consistent state by readers. However, unlike reader-writer locking, readers do not exclude writers. Instead, like hazard pointers, sequence locks force readers to *retry* an operation if they detect activity from a concurrent writer. As can be seen from Figure 9.4, it is important to design code using sequence locks so that readers very rarely need to retry.

Quick Quiz 9.11: Why isn't this sequence-lock dis-

**Listing 9.6:** Hazard-Pointer Pre-BSD Routing Table Add/Delete

```
1 int route_add(unsigned long addr,
2
                 unsigned long interface)
3 {
4
    struct route_entry *rep;
5
6
    rep = malloc(sizeof(*rep));
     if (!rep)
8
      return -ENOMEM;
9
    rep->addr = addr;
10
    rep->iface = interface;
11
    rep->re_freed = 0;
12
     spin_lock(&routelock);
13
    rep->re_next = route_list.re_next;
     route_list.re_next = rep;
     spin_unlock(&routelock);
16
    return 0;
17 }
18
19
  int route_del(unsigned long addr)
20
21
    struct route_entry *rep;
22
    struct route_entry **repp;
23
24
    spin_lock(&routelock);
25
    repp = &route list.re next:
26
    for (;;) {
27
       rep = *repp;
28
       if (rep == NULL)
29
         break;
30
       if (rep->addr == addr) {
         *repp = rep->re_next;
31
32
         rep->re_next =
             (struct route_entry *)HAZPTR_POISON;
33
         spin unlock(&routelock);
34
35
         hazptr free later(&rep->hh):
36
         return 0;
37
38
       repp = &rep->re_next;
    }
39
     spin_unlock(&routelock);
40
41
    return -ENOENT:
42 }
```

cussion in Chapter 7, you know, the one on *locking*?


The key component of sequence locking is the sequence number, which has an even value in the absence of updaters and an odd value if there is an update in progress. Readers can then snapshot the value before and after each access. If either snapshot has an odd value, or if the two snapshots differ, there has been a concurrent

### Listing 9.7: Sequence-Locking Reader

```
1 do {
2   seq = read_seqbegin(&test_seqlock);
3   /* read-side access. */
4 } while (read_seqretry(&test_seqlock, seq));
```

#### Listing 9.8: Sequence-Locking Writer

```
1 write_seqlock(&test_seqlock);
2 /* Update */
3 write_sequnlock(&test_seqlock);
```



**Figure 9.3:** Pre-BSD Routing Table Protected by Hazard Pointers




Figure 9.4: Reader And Uncooperative Sequence Lock

update, and the reader must discard the results of the access and then retry it. Readers therefore use the read\_seqbegin() and read\_seqretry() functions shown in Listing 9.7 when accessing data protected by a sequence lock. Writers must increment the value before and after each update, and only one writer is permitted at a given time. Writers therefore use the write\_seqlock() and write\_sequnlock() functions shown in Listing 9.8 when updating data protected by a sequence lock.

As a result, sequence-lock-protected data can have an arbitrarily large number of concurrent readers, but only one writer at a time. Sequence locking is used in the Linux kernel to protect calibration quantities used for timekeeping. It is also used in pathname traversal to detect concurrent rename operations.

**Listing 9.9:** Sequence-Locking Implementation

```
typedef struct {
      unsigned long seq;
 3
      spinlock_t lock;
 4
   } seqlock_t;
    static void seqlock_init(seqlock_t *slp)
 6
 8
      slp->seq = 0;
 9
      spin_lock_init(&slp->lock);
10
11
    static unsigned long read_seqbegin(seqlock_t *slp)
12
13
    {
14
      unsigned long s;
15
16
      s = READ_ONCE(slp->seq);
17
      smp_mb();
      return s & ~0x1UL;
18
19
20
    static int read_seqretry(seqlock_t *slp,
                              unsigned long oldseq)
23
   -{
24
      unsigned long s;
25
26
      smp mb();
      s = READ_ONCE(slp->seq);
28
      return s != oldsea:
29
30
31
    static void write seglock(seglock t *slp)
32
      spin lock(&slp->lock);
33
34
      ++slp->seq;
35
      smp_mb();
36
37
    static void write_sequnlock(seqlock_t *slp)
38
39
      smp_mb();
40
      ++slp->seq;
41
42
      spin_unlock(&slp->lock);
43
```

A simple implementation of sequence locks is shown in Listing 9.9 (seqlock.h). The seqlock\_t data structure is shown on lines 1-4, and contains the sequence number along with a lock to serialize writers. Lines 6-10 show seqlock\_init(), which, as the name indicates, initializes a seqlock\_t.

Lines 12-19 show read\_seqbegin(), which begins a sequence-lock read-side critical section. Line 16 takes a snapshot of the sequence counter, and line 17 orders this snapshot operation before the caller's critical section. Finally, line 18 returns the value of the snapshot (with the least-significant bit cleared), which the caller will pass to a later call to read\_seqretry().

Quick Quiz 9.12: Why not have read\_seqbegin() in Listing 9.9 check for the low-order bit being set, and retry internally, rather than allowing a doomed read to start? ■

Lines 21-29 show read\_seqretry(), which returns

true if there were no writers present since the time of the corresponding call to read\_seqbegin(). Line 26 orders the caller's prior critical section before line 27's fetch of the new snapshot of the sequence counter. Finally, line 28 checks that the sequence counter has not changed, in other words, that there has been no writer, and returns true if so

Quick Quiz 9.13: Why is the smp\_mb() on line 26 of Listing 9.9 needed? ■

**Quick Quiz 9.14:** Can't weaker memory barriers be used in the code in Listing 9.9? ■

**Quick Quiz 9.15:** What prevents sequence-locking updaters from starving readers? ■

Lines 31-36 show write\_seqlock(), which simply acquires the lock, increments the sequence number, and executes a memory barrier to ensure that this increment is ordered before the caller's critical section. Lines 38-43 show write\_sequnlock(), which executes a memory barrier to ensure that the caller's critical section is ordered before the increment of the sequence number on line 44, then releases the lock.

**Quick Quiz 9.16:** What if something else serializes writers, so that the lock is not needed? ■

Quick Quiz 9.17: Why isn't seq on line 2 of Listing 9.9 unsigned rather than unsigned long? After all, if unsigned is good enough for the Linux kernel, shouldn't it be good enough for everyone? ■

So what happens when sequence locking is applied to the Pre-BSD routing table? Listing 9.10 shows the data structures and route\_lookup(), and Listing 9.11 shows route\_add() and route\_del() (route\_seqlock.c). This implementation is once again similar to its counterparts in earlier sections, so only the differences will be highlighted.

In Listing 9.10, line 5 adds ->re\_freed, which is checked on lines 29 and 30. Line 8 adds a sequence lock, which is used by route\_lookup() on lines 18, 23, and 32, with lines 24 and 33 branching back to the retry label on line 17. The effect is to retry any lookup that runs concurrently with an update.

In Listing 9.11, lines 12, 15, 24, and 40 acquire and release the sequence lock, while lines 11, 33, and 44 handle ->re\_freed. This implementation is therefore quite straightforward.

It also performs better on the read-only workload, as can be seen in Figure 9.5, though its performance is still far from ideal.

Unfortunately, it also suffers use-after-free failures. The problem is that the reader might encounter a seg-

**Listing 9.10:** Sequence-Locked Pre-BSD Routing Table Lookup (BUGGY!!!)

```
1 struct route_entry {
   struct route_entry *re_next;
    unsigned long addr;
    unsigned long iface;
    int re freed:
 7 struct route_entry route_list;
 8 DEFINE_SEQ_LOCK(s1);
10 unsigned long route_lookup(unsigned long addr)
11 {
    struct route_entry *rep;
12
13
    struct route_entry **repp;
14
    unsigned long ret;
15
    unsigned long s;
16
17 retry:
   s = read_seqbegin(&sl);
18
    repp = &route_list.re_next;
19
20
    do {
       rep = READ_ONCE(*repp);
21
       if (rep == NULL) {
22
23
         if (read_segretry(&sl, s))
24
           goto retry:
25
         return ULONG MAX;
26
27
       repp = &rep->re next;
    } while (rep->addr != addr):
28
    if (READ_ONCE(rep->re_freed))
29
30
       abort():
31
    ret = rep->iface;
32
    if (read_segretry(&sl, s))
       goto retry;
33
34
    return ret:
35 }
```

mentation violation due to accessing an already-freed structure before it comes to the read\_seqretry().

**Quick Quiz 9.18:** Can this bug be fixed? In other words, can you use sequence locks as the *only* synchronization mechanism protecting a linked list supporting concurrent addition, deletion, and lookup? ■

Both the read-side and write-side critical sections of a sequence lock can be thought of as transactions, and sequence locking therefore can be thought of as a limited form of transactional memory, which will be discussed in Section 17.2. The limitations of sequence locking are: (1) Sequence locking restricts updates and (2) sequence locking does not permit traversal of pointers to objects that might be freed by updaters. These limitations are of course overcome by transactional memory, but can also be overcome by combining other synchronization primitives with sequence locking.

Sequence locks allow writers to defer readers, but not vice versa. This can result in unfairness and even starvation in writer-heavy workloads. On the other hand, in the absence of writers, sequence-lock readers are reasonably fast and scale linearly. It is only human to want the best of


Listing 9.11: Sequence-Locked Pre-BSD Routing Table Add/Delete (BUGGY!!!)

```
1 int route_add(unsigned long addr,
 2
                 unsigned long interface)
3 {
 4
    struct route_entry *rep;
5
     rep = malloc(sizeof(*rep));
 6
     if (!rep)
     return -ENOMEM;
9
     rep->addr = addr;
    rep->iface = interface;
11
    rep->re_freed = 0;
     write_seqlock(&sl);
     rep->re_next = route_list.re_next;
     route_list.re_next = rep;
     write_sequnlock(&sl);
16
    return 0;
17 }
18
19 int route del(unsigned long addr)
21
     struct route entry *rep;
     struct route_entry **repp;
23
     write seglock(&sl);
25
     repp = &route_list.re_next;
26
     for (;;) {
      rep = *repp;
27
       if (rep == NULL)
28
29
         break;
30
       if (rep->addr == addr) {
         *repp = rep->re_next;
31
32
         write segunlock(&sl);
33
         smp_mb();
34
         rep->re freed = 1;
35
         free(rep);
36
         return 0:
37
38
       repp = &rep->re_next;
     7
39
40
     write_sequnlock(&sl);
41
     return -ENOENT:
42 }
```

both worlds: fast readers without the possibility of readside failure, let alone starvation. In addition, it would also be nice to overcome sequence locking's limitations with pointers. The following section presents a synchronization mechanism with exactly these properties.

# 9.5 Read-Copy Update (RCU)

All of the mechanisms discussed in the preceding sections used one of a number of approaches to defer specific actions until they may be carried out safely. The reference counters discussed in Section 9.2 use explicit counters to defer actions that could disturb readers, which results in read-side contention and thus poor scalability. The hazard pointers covered by Section 9.3 uses implicit counters in the guise of per-thread lists of pointer. This avoids read-side contention, but requires full memory barriers



**Figure 9.5:** Pre-BSD Routing Table Protected by Sequence Locking

in read-side primitives. The sequence lock presented in Section 9.4 also avoids read-side contention, but does not protect pointer traversals and, like hazard pointers, requires full memory barriers in read-side primitives. These schemes' shortcomings raise the question of whether it is possible to do better.

This section introduces *read-copy update* (RCU), which provides an API that allows delays to be identified in the source code, rather than as expensive updates to shared data. The remainder of this section examines RCU from a number of different perspectives. Section 9.5.1 provides the classic introduction to RCU, Section 9.5.2 covers fundamental RCU concepts, Section 9.5.3 introduces some common uses of RCU, Section 9.5.4 presents the Linux-kernel API, Section 9.5.5 covers recent work related to RCU, and finally Section 9.5.6 provides some RCU exercises.

### 9.5.1 Introduction to RCU

The approaches discussed in the preceding sections have provided some scalability but decidedly non-ideal performance for the Pre-BSD routing table. It would be nice if the overhead of Pre-BSD lookups was the same as that of a single-threaded lookup, so that the parallel lookups would execute the same sequence of assembly language instructions as would a single-threaded lookup. Although this is a nice goal, it does raise some serious implementability questions. But let's see what happens if we try, treating insertion and deletion separately.

A classic approach for insertion is shown in Figure 9.6. The first row shows the default state, with gptr equal to





Figure 9.6: Insertion With Concurrent Readers

NULL. In the second row, we have allocated a structure which is uninitialized, as indicated by the question marks. In the third row, we have initialized the structure. Next, we assign gptr to reference this new element.<sup>4</sup> On modern general-purpose systems, this assignment is atomic in the sense that concurrent readers will see either a NULL pointer or a pointer to the new structure p, but not some mash-up containing bits from both values. Each reader is therefore guaranteed to either get the default value of NULL or to get the newly installed non-default values, but either way each reader will see a consistent result. Even better, readers need not use any expensive synchronization primitives, so this approach is quite suitable for real-time use.<sup>5</sup>

But sooner or later, it will be necessary to remove data

<sup>&</sup>lt;sup>4</sup> On many computer systems, simple assignment is insufficient due to interference from both the compiler and the CPU. These issues will be covered in Section 9.5.2.

<sup>&</sup>lt;sup>5</sup> Again, on many computer systems, additional work is required to prevent interference from the compiler, and, on DEC Alpha systems, the CPU as well. This will be covered in Section 9.5.2.



**Figure 9.7:** Deletion From Linked List With Concurrent Readers

that is being referenced by concurrent readers. Let us move to a more complex example where we are removing an element from a linked list, as shown in Figure 9.7. This list initially contains elements A, B, and C, and we need to remove element B. First, we use list\_del() to carry out the removal,<sup>6</sup> at which point all new readers will see element B as having been deleted from the list. However, there might be old readers still referencing this element. Once all these old readers have finished, we can safely free element B, resulting in the situation shown at the bottom of the figure.

But how can we tell when the readers are finished?

It is tempting to consider a reference-counting scheme, but Figure 5.1 in Chapter 5 shows that this can also result in long delays, just as can the locking and sequence-locking approaches that we already rejected.

Let's consider the logical extreme where the readers do absolutely nothing to announce their presence. This approach clearly allows optimal performance for readers (after all, free is a very good price), but leaves open the question of how the updater can possibly determine when all the old readers are done. We clearly need some additional constraints if we are to provide a reasonable answer to this question.

One constraint that fits well with some operating-system kernels is to consider the case where threads are not subject to preemption. In such non-preemptible environments, each thread runs until it explicitly and voluntarily blocks. This means that an infinite loop without blocking will render a CPU useless for any other purpose from the start of the infinite loop onwards. Non-preemptibility also requires that threads be prohibited from blocking while holding spinlocks. Without this prohibition, all CPUs might be consumed by threads spinning attempting to acquire a spinlock held by a blocked thread. The spinning threads will not relinquish their CPUs until they acquire the lock, but the thread holding the lock cannot possibly release it until one of the spinning threads relinquishes a CPU. This is a classic deadlock situation.

Let us impose this same constraint on reader threads traversing the linked list: such threads are not allowed to block until after completing their traversal. Returning to the second row of Figure 9.7, where the updater has just completed executing list\_del(), imagine that CPU 0 executes a context switch. Because readers are not permitted to block while traversing the linked list, we are guaranteed that all prior readers that might have been running on CPU 0 will have completed. Extending this line of reasoning to the other CPUs, once each CPU has been observed executing a context switch, we are guaranteed that all prior readers have completed, and that there are no longer any reader threads referencing element B. The updater can then safely free element B, resulting in the state shown at the bottom of Figure 9.7.

This approach is termed *quiescent state based reclamation* (QSBR) [HMB06]. A QSBR schematic is shown in Figure 9.8, with time advancing from the top of the figure to the bottom.


Although production-quality implementations of this approach can be quite complex, a toy implementation is exceedingly simple:

```
1 for_each_online_cpu(cpu)
2 run_on(cpu);
```

The for\_each\_online\_cpu() primitive iterates over all CPUs, and the run on() function causes the current

<sup>&</sup>lt;sup>6</sup> And yet again, this approximates reality, which will be expanded on in Section 9.5.2.

<sup>&</sup>lt;sup>7</sup> In contrast, an infinite loop in a preemptible environment might be preempted. This infinite loop might still waste considerable CPU time, but the CPU in question would nevertheless be able to do other work.



**Figure 9.8:** RCU QSBR: Waiting for Pre-Existing Readers

thread to execute on the specified CPU, which forces the destination CPU to execute a context switch. Therefore, once the for\_each\_online\_cpu() has completed, each CPU has executed a context switch, which in turn guarantees that all pre-existing reader threads have completed.

Please note that this approach is *not* production quality. Correct handling of a number of corner cases and the need for a number of powerful optimizations mean that production-quality implementations have significant additional complexity. In addition, RCU implementations for preemptible environments require that readers actually do something. However, this simple non-preemptible approach is conceptually complete, and forms a good initial basis for understanding the RCU fundamentals covered in the following section.

### 9.5.2 RCU Fundamentals

Read-copy update (RCU) is a synchronization mechanism that was added to the Linux kernel in October of 2002. RCU achieves scalability improvements by allowing reads to occur concurrently with updates. In contrast with conventional locking primitives that ensure mutual exclusion among concurrent threads regardless of whether they be readers or updaters, or with reader-writer locks that allow concurrent reads but not in the presence of updates, RCU supports concurrency between a single updater and

Listing 9.12: Data Structure Publication (Unsafe)

```
1 struct foo {
2    int a;
3    int b;
4    int c;
5 };
6 struct foo *gp = NULL;
7
8 /* . . . */
9
10 p = kmalloc(sizeof(*p), GFP_KERNEL);
11 p->a = 1;
12 p->b = 2;
13 p->c = 3;
14 gp = p;
```

multiple readers. RCU ensures that reads are coherent by maintaining multiple versions of objects and ensuring that they are not freed up until all pre-existing read-side critical sections complete. RCU defines and uses efficient and scalable mechanisms for publishing and reading new versions of an object, and also for deferring the collection of old versions. These mechanisms distribute the work among read and update paths in such a way as to make read paths extremely fast, using replication and weakening optimizations in a manner similar to hazard pointers, but without the need for read-side retries. In some cases (non-preemptible kernels), RCU's read-side primitives have zero overhead.

**Quick Quiz 9.19:** But doesn't Section 9.4's seqlock also permit readers and updaters to get work done concurrently? ■

This leads to the question "What exactly is RCU?", and perhaps also to the question "How can RCU *possibly* work?" (or, not infrequently, the assertion that RCU cannot possibly work). This document addresses these questions from a fundamental viewpoint; later installments look at them from usage and from API viewpoints. This last installment also includes a list of references.

RCU is made up of three fundamental mechanisms, the first being used for insertion, the second being used for deletion, and the third being used to allow readers to tolerate concurrent insertions and deletions. Section 9.5.2.1 describes the publish-subscribe mechanism used for insertion, Section 9.5.2.2 describes how waiting for pre-existing RCU readers enabled deletion, and Section 9.5.2.3 discusses how maintaining multiple versions of recently updated objects permits concurrent insertions and deletions. Finally, Section 9.5.2.4 summarizes RCU fundamentals.

#### 9.5.2.1 Publish-Subscribe Mechanism

One key attribute of RCU is the ability to safely scan data, even though that data is being modified concurrently. To provide this ability for concurrent insertion, RCU uses what can be thought of as a publish-subscribe mechanism. For example, consider an initially NULL global pointer gp that is to be modified to point to a newly allocated and initialized data structure. The code fragment shown in Listing 9.12 (with the addition of appropriate locking) might be used for this purpose.

Unfortunately, there is nothing forcing the compiler and CPU to execute the last four assignment statements in order. If the assignment to gp happens before the initialization of p fields, then concurrent readers could see the uninitialized values. Memory barriers are required to keep things ordered, but memory barriers are notoriously difficult to use. We therefore encapsulate them into a primitive rcu\_assign\_pointer() that has publication semantics. The last four lines would then be as follows:

```
1 p->a = 1;
2 p->b = 2;
3 p->c = 3;
4 rcu_assign_pointer(gp, p);
```

The rcu\_assign\_pointer() would *publish* the new structure, forcing both the compiler and the CPU to execute the assignment to gp *after* the assignments to the fields referenced by p.

However, it is not sufficient to only enforce ordering at the updater, as the reader must enforce proper ordering as well. Consider for example the following code fragment:

```
1 p = gp;
2 if (p != NULL) {
3   do_something_with(p->a, p->b, p->c);
4 }
```

Although this code fragment might well seem immune to misordering, unfortunately, the DEC Alpha CPU [McK05a, McK05b] and value-speculation compiler optimizations can, believe it or not, cause the values of p->a, p->b, and p->c to be fetched before the value of p. This is perhaps easiest to see in the case of value-speculation compiler optimizations, where the compiler guesses the value of p, fetches p->a, p->b, and p->c, and then fetches the actual value of p in order to check whether its guess was correct. This sort of optimization is quite aggressive, perhaps insanely so, but does actually occur in the context of profile-driven optimization.

Clearly, we need to prevent this sort of skullduggery on the part of both the compiler and the CPU. The rcu\_ dereference() primitive uses whatever memory-barrier




Figure 9.9: Linux Circular Linked List




Figure 9.10: Linux Linked List Abbreviated

instructions and compiler directives are required for this purpose:<sup>8</sup>

```
1 rcu_read_lock();
2 p = rcu_dereference(gp);
3 if (p != NULL) {
4    do_something_with(p->a, p->b, p->c);
5 }
6 rcu_read_unlock();
```

The rcu\_dereference() primitive can thus be thought of as *subscribing* to a given value of the specified pointer, guaranteeing that subsequent dereference operations will see any initialization that occurred before the corresponding rcu\_assign\_pointer() operation that published that pointer. The rcu\_read\_lock() and rcu\_read\_unlock() calls are absolutely required: they define the extent of the RCU read-side critical section. Their purpose is explained in Section 9.5.2.2, however, they never spin or block, nor do they prevent the list\_add\_rcu() from executing concurrently. In fact, in non-CONFIG\_PREEMPT kernels, they generate absolutely no code.

Although rcu\_assign\_pointer() and rcu\_dereference() can in theory be used to construct any conceivable RCU-protected data structure, in practice it is often better to use higher-level constructs. Therefore, the rcu\_assign\_pointer() and rcu\_dereference() primitives have been embedded in special RCU variants of Linux's list-manipulation API. Linux has two variants of doubly linked list, the circular struct list\_head and the linear struct hlist\_head/struct hlist\_node pair. The former is laid out as shown in Figure 9.9, where the green (leftmost) boxes represent the list

<sup>&</sup>lt;sup>8</sup> In the Linux kernel, rcu\_dereference() is implemented via a volatile cast, and, on DEC Alpha, a memory barrier instruction. In the C11 and C++11 standards, memory\_order\_consume is intended to provide longer-term support for rcu\_dereference(), but no compilers implement this natively yet. (They instead strengthen memory\_order\_consume to memory\_order\_acquire, thus emitting a needless memory-barrier instruction on weakly ordered systems.)

127

#### Listing 9.13: RCU Data Structure Publication

```
1 struct foo {
2
     struct list_head *list;
3
     int a;
     int b;
5
    int c
6 };
7 LIST_HEAD(head);
9 /* . . . */
11 p = kmalloc(sizeof(*p), GFP_KERNEL);
12 p->a = 1;
13 p->b = 2;
14 p->c = 3;
15 list_add_rcu(&p->list, &head);
```




Figure 9.11: Linux Linear Linked List

header and the blue (rightmost three) boxes represent the elements in the list. This notation is cumbersome, and will therefore be abbreviated as shown in Figure 9.10, which shows only the non-header (blue) elements.

Adapting the pointer-publish example for the linked list results in the code shown in Listing 9.13.

Line 15 must be protected by some synchronization mechanism (most commonly some sort of lock) to prevent multiple list\_add\_rcu() instances from executing concurrently. However, such synchronization does not prevent this list\_add() instance from executing concurrently with RCU readers.

Subscribing to an RCU-protected list is straightforward:

```
1 rcu_read_lock();
2 list_for_each_entry_rcu(p, head, list) {
3 do_something_with(p->a, p->b, p->c);
4 }
5 rcu_read_unlock();
```

The list\_add\_rcu() primitive publishes an entry, inserting it at the head of the specified list, guaranteeing that the corresponding list\_for\_each\_entry\_rcu() invocation will properly subscribe to this same entry.

Quick Quiz 9.20: What prevents the list\_for\_each\_entry\_rcu() from getting a segfault if it happens to execute at exactly the same time as the list\_add\_rcu()?

Linux's other doubly linked list, the hlist, is a linear list, which means that it needs only one pointer for the header rather than the two required for the circular list,

Listing 9.14: RCU hlist Publication

```
1 struct foo {
     struct hlist_node *list;
3
     int a;
     int b;
5
     int c:
 6 };
7 HLIST_HEAD(head);
9 /* . . . */
10
11 p = kmalloc(sizeof(*p), GFP_KERNEL);
12 p->a = 1;
13 p->b = 2;
14 p->c = 3;
15 hlist add head rcu(&p->list, &head);
```

as shown in Figure 9.11. Thus, use of hlist can halve the memory consumption for the hash-bucket arrays of large hash tables. As before, this notation is cumbersome, so hlists will be abbreviated in the same way lists are, as shown in Figure 9.10.

Publishing a new element to an RCU-protected hlist is quite similar to doing so for the circular list, as shown in Listing 9.14.

As before, line 15 must be protected by some sort of synchronization mechanism, for example, a lock.

Subscribing to an RCU-protected hlist is also similar to the circular list:

```
1 rcu_read_lock();
2 hlist_for_each_entry_rcu(p, head, list) {
3   do_something_with(p->a, p->b, p->c);
4 }
5 rcu_read_unlock();
```

The set of RCU publish and subscribe primitives are shown in Table 9.1, along with additional primitives to "unpublish", or retract.

Note that the list\_replace\_rcu(), list\_del\_rcu(), hlist\_replace\_rcu(), and hlist\_del\_rcu() APIs add a complication. When is it safe to free up the data element that was replaced or removed? In particular, how can we possibly know when all the readers have released their references to that data element?

These questions are addressed in the following section.

# 9.5.2.2 Wait For Pre-Existing RCU Readers to Complete

In its most basic form, RCU is a way of waiting for things to finish. Of course, there are a great many other ways of waiting for things to finish, including reference counts, reader-writer locks, events, and so on. The great advantage of RCU is that it can wait for each of (say) 20,000 different things without having to explicitly track each

Category	Publish	Retract	Subscribe
Pointers	rcu_assign_pointer()	rcu_assign_pointer(, NULL)	rcu_dereference()
Lists	<pre>list_add_rcu() list_add_tail_rcu() list_replace_rcu()</pre>	list_del_rcu()	list_for_each_entry_rcu()
Hlists	hlist_add_after_rcu() hlist_add_before_rcu() hlist_add_head_rcu() hlist_replace_rcu()	hlist_del_rcu()	hlist_for_each_entry_rcu()

**Table 9.1:** RCU Publish and Subscribe Primitives




Figure 9.12: Readers and RCU Grace Period

and every one of them, and without having to worry about the performance degradation, scalability limitations, complex deadlock scenarios, and memory-leak hazards that are inherent in schemes using explicit tracking.

In RCU's case, the things waited on are called "RCU read-side critical sections". An RCU read-side critical section starts with an rcu\_read\_lock() primitive, and ends with a corresponding rcu\_read\_unlock() primitive. RCU read-side critical sections can be nested, and may contain pretty much any code, as long as that code does not explicitly block or sleep (although a special form of RCU called SRCU [McK06] does permit general sleeping in SRCU read-side critical sections). If you abide by these conventions, you can use RCU to wait for *any* desired piece of code to complete.

RCU accomplishes this feat by indirectly determining when these other things have finished [McK07f, McK07a].

In particular, as shown in Figure 9.12, RCU is a way of waiting for pre-existing RCU read-side critical sections to completely finish, including memory operations executed by those critical sections. However, note that RCU read-side critical sections that begin after the beginning of a

Listing 9.15: Canonical RCU Replacement Example

```
1 struct foo {
    struct list_head *list;
3
     int a:
     int b;
     int c:
 6 };
7 LIST HEAD(head);
9 /* . . . */
10
11 p = search(head, key);
12 if (p == NULL) {
     /* Take appropriate action, unlock, & return. */
13
14 }
15 q = kmalloc(sizeof(*p), GFP_KERNEL);
16 *q = *p;
17 q->b = 2;
18 q->c = 3;
19 list_replace_rcu(&p->list, &q->list);
20 synchronize rcu();
21 kfree(p);
```

given grace period can and will extend beyond the end of that grace period.

The following pseudocode shows the basic form of algorithms that use RCU to wait for readers:

- 1. Make a change, for example, replace an element in a linked list.
- 2. Wait for all pre-existing RCU read-side critical sections to completely finish (for example, by using the synchronize\_rcu() primitive or its asynchronous counterpart, call\_rcu(), which invokes a specified function at the end of a future grace period). The key observation here is that subsequent RCU read-side critical sections have no way to gain a reference to the newly removed element.
- 3. Clean up, for example, free the element that was replaced above.

The code fragment shown in Listing 9.15, adapted from those in Section 9.5.2.1, demonstrates this process, with

field a being the search key.

Lines 19, 20, and 21 implement the three steps called out above. Lines 16-19 gives RCU ("read-copy update") its name: while permitting concurrent *reads*, line 16 *copies* and lines 17-19 do an *update*.

As discussed in Section 9.5.1, the synchronize\_rcu() primitive can be quite simple (see Appendix B for additional "toy" RCU implementations). However, production-quality implementations must deal with difficult corner cases and also incorporate powerful optimizations, both of which result in significant complexity. Although it is good to know that there is a simple conceptual implementation of synchronize\_rcu(), other questions remain. For example, what exactly do RCU readers see when traversing a concurrently updated list? This question is addressed in the following section.

# 9.5.2.3 Maintain Multiple Versions of Recently Updated Objects

This section demonstrates how RCU maintains multiple versions of lists to accommodate synchronization-free readers. Two examples are presented showing how an element that might be referenced by a given reader must remain intact while that reader remains in its RCU read-side critical section. The first example demonstrates deletion of a list element, and the second example demonstrates replacement of an element.

**Example 1: Maintaining Multiple Versions During Deletion** We can now revisit the deletion example from Section 9.5.1, but now with the benefit of a firm understanding of the fundamental concepts underlying RCU. To begin this new version of the deletion example, we will modify lines 11-21 in Listing 9.15 to read as follows:

```
1 p = search(head, key);
2 if (p != NULL) {
3    list_del_rcu(&p->list);
4    synchronize_rcu();
5    kfree(p);
6 }
```

This code will update the list as shown in Figure 9.13. The triples in each element represent the values of fields a, b, and c, respectively. The red-shaded elements indicate that RCU readers might be holding references to them, so in the initial state at the top of the diagram, all elements are shaded red. Please note that we have omitted the backwards pointers and the link from the tail of the list to the head for clarity.




Figure 9.13: RCU Deletion From Linked List

After the list\_del\_rcu() on line 3 has completed, the 5,6,7 element has been removed from the list, as shown in the second row of Figure 9.13. Since readers do not synchronize directly with updaters, readers might be concurrently scanning this list. These concurrent readers might or might not see the newly removed element, depending on timing. However, readers that were delayed (e.g., due to interrupts, ECC memory errors, or, in CONFIG\_PREEMPT\_RT kernels, preemption) just after fetching a pointer to the newly removed element might see the old version of the list for quite some time after the removal. Therefore, we now have two versions of the list, one with element 5,6,7 and one without. The 5,6,7 element in the second row of the figure is now shaded yellow, indicating that old readers might still be referencing it, but that new readers cannot obtain a reference to it.

Please note that readers are not permitted to maintain references to element 5,6,7 after exiting from their RCU read-side critical sections. Therefore, once the synchronize\_rcu() on line 4 completes, so that all pre-existing readers are guaranteed to have completed, there can be no more readers referencing this element, as indicated by its green shading on the third row of Figure 9.13. We are thus back to a single version of the list.

At this point, the 5,6,7 element may safely be freed,

as shown on the final row of Figure 9.13. At this point, we have completed the deletion of element 5,6,7. The following example covers replacement.

**Example 2: Maintaining Multiple Versions During Replacement** To start the replacement example, here are the last few lines of the example shown in Listing 9.15:

```
1 q = kmalloc(sizeof(*p), GFP_KERNEL);
2 *q = *p;
3 q->b = 2;
4 q->c = 3;
5 list_replace_rcu(&p->list, &q->list);
6 synchronize_rcu();
7 kfree(p);
```

The initial state of the list, including the pointer p, is the same as for the deletion example, as shown on the first row of Figure 9.14.

As before, the triples in each element represent the values of fields a, b, and c, respectively. The red-shaded elements might be referenced by readers, and because readers do not synchronize directly with updaters, readers might run concurrently with this entire replacement process. Please note that we again omit the backwards pointers and the link from the tail of the list to the head for clarity.

The following text describes how to replace the 5,6,7 element with 5,2,3 in such a way that any given reader sees one of these two values.

Line 1 kmalloc()s a replacement element, as follows, resulting in the state as shown in the second row of Figure 9.14. At this point, no reader can hold a reference to the newly allocated element (as indicated by its green shading), and it is uninitialized (as indicated by the question marks).

Line 2 copies the old element to the new one, resulting in the state as shown in the third row of Figure 9.14. The newly allocated element still cannot be referenced by readers, but it is now initialized.

Line 3 updates q->b to the value "2", and line 4 updates q->c to the value "3", as shown on the fourth row of Figure 9.14.

Now, line 5 does the replacement, so that the new element is finally visible to readers, and hence is shaded red, as shown on the fifth row of Figure 9.14. At this point, as shown below, we have two versions of the list. Pre-existing readers might see the 5,6,7 element (which is therefore now shaded yellow), but new readers will instead see the 5,2,3 element. But any given reader is guaranteed to see some well-defined list.

After the synchronize\_rcu() on line 6 returns, a




Figure 9.14: RCU Replacement in Linked List

grace period will have elapsed, and so all reads that started before the list\_replace\_rcu() will have completed. In particular, any readers that might have been holding references to the 5,6,7 element are guaranteed to have exited their RCU read-side critical sections, and are thus prohibited from continuing to hold a reference. Therefore, there can no longer be any readers holding references to the old element, as indicated its green shading in the sixth row of Figure 9.14. As far as the readers are concerned, we are back to having a single version of the list, but with the new element in place of the old.

After the kfree() on line 7 completes, the list will appear as shown on the final row of Figure 9.14.

Despite the fact that RCU was named after the replacement case, the vast majority of RCU usage within the Linux kernel relies on the simple deletion case shown in Section 9.5.2.3.

**Discussion** These examples assumed that a mutex was held across the entire update operation, which would mean that there could be at most two versions of the list active at a given time.

**Quick Quiz 9.21:** How would you modify the deletion example to permit more than two versions of the list to be active? ■

**Quick Quiz 9.22:** How many RCU versions of a given list can be active at any given time? ■

This sequence of events shows how RCU updates use multiple versions to safely carry out changes in presence of concurrent readers. Of course, some algorithms cannot gracefully handle multiple versions. There are techniques for adapting such algorithms to RCU [McK04], but these are beyond the scope of this section.

#### 9.5.2.4 Summary of RCU Fundamentals

This section has described the three fundamental components of RCU-based algorithms:

- 1. a publish-subscribe mechanism for adding new data,
- a way of waiting for pre-existing RCU readers to finish, and
- a discipline of maintaining multiple versions to permit change without harming or unduly delaying concurrent RCU readers.

**Quick Quiz 9.23:** How can RCU updaters possibly delay RCU readers, given that the rcu\_read\_lock() and

**Table 9.2:** RCU Usage

Mechanism RCU Replaces	Section	
Reader-writer locking	Section 9.5.3.2	
Restricted reference-counting mechanism	Section 9.5.3.3	
Bulk reference-counting mechanism	Section 9.5.3.4	
Poor man's garbage collector	Section 9.5.3.5	
Existence Guarantees	Section 9.5.3.6	
Type-Safe Memory	Section 9.5.3.7	
Wait for things to finish	Section 9.5.3.8	

rcu\_read\_unlock() primitives neither spin nor block?

These three RCU components allow data to be updated in face of concurrent readers, and can be combined in different ways to implement a surprising variety of different types of RCU-based algorithms, some of which are described in the following section.

# 9.5.3 RCU Usage

This section answers the question "What is RCU?" from the viewpoint of the uses to which RCU can be put. Because RCU is most frequently used to replace some existing mechanism, we look at it primarily in terms of its relationship to such mechanisms, as listed in Table 9.2. Following the sections listed in this table, Section 9.5.3.9 provides a summary.

#### 9.5.3.1 RCU for Pre-BSD Routing

Listings 9.16 and 9.17 show code for an RCU-protected Pre-BSD routing table (route\_rcu.c). The former shows data structures and route\_lookup(), and the latter shows route\_add() and route\_del().

In Listing 9.16, line 2 adds the ->rh field used by RCU reclamation, line 6 adds the ->re\_freed use-after-free-check field, lines 16, 17, 23, and 27 add RCU read-side protection, and lines 21 and 22 add the use-after-free check. In Listing 9.17, lines 12, 14, 31, 36, and 41 add update-side locking, lines 13 and 35 add RCU update-side protection, line 37 causes route\_cb() to be invoked after a grace period elapses, and lines 18-25 define route\_cb(). This is minimal added code for a working concurrent implementation.

Figure 9.15 shows the performance on the read-only workload. RCU scales quite well, and offers nearly ideal performance. However, this data was generated

#### Listing 9.16: RCU Pre-BSD Routing Table Lookup

```
1 struct route_entry {
    struct rcu_head rh;
3
    struct cds_list_head re_next;
4
    unsigned long addr;
    unsigned long iface;
5
6
     int re_freed;
8 CDS_LIST_HEAD(route_list);
9 DEFINE_SPINLOCK(routelock);
11
  unsigned long route_lookup(unsigned long addr)
12 {
13
     struct route_entry *rep;
14
    unsigned long ret;
15
16
    rcu_read_lock();
17
     cds_list_for_each_entry_rcu(rep, &route_list,
18
                                  re_next) {
       if (rep->addr == addr) {
20
         ret = rep->iface;
21
         if (READ_ONCE(rep->re_freed))
22
           abort();
23
         rcu_read_unlock();
24
         return ret;
25
26
27
    rcu_read_unlock();
28
    return ULONG MAX:
29 }
```




Figure 9.15: Pre-BSD Routing Table Protected by RCU

using the RCU\_SIGNAL flavor of userspace RCU [Des09b, MDJ13c], for which rcu\_read\_lock() and rcu\_read\_unlock() generate a small amount of code. What happens for the QSBR flavor of RCU, which generates no code at all for rcu\_read\_lock() and rcu\_read\_unlock()? (See Section 9.5.1, and especially Figure 9.8, for a discussion of RCU QSBR.)

The answer to this shown in Figure 9.16, which shows the RCU QSBR results as the trace between the RCU and the ideal traces. RCU QSBR's performance and scalability is very nearly that of an ideal synchronization-free

**Listing 9.17:** RCU Pre-BSD Routing Table Add/Delete

```
1 int route_add(unsigned long addr,
 2
                 unsigned long interface)
3
   {
     struct route_entry *rep;
 5
     rep = malloc(sizeof(*rep));
     if (!rep)
      return -ENOMEM;
 8
 9
     rep->addr = addr;
     rep->iface = interface;
10
11
     rep->re_freed = 0;
     spin_lock(&routelock);
12
13
     cds_list_add_rcu(&rep->re_next, &route_list);
     spin_unlock(&routelock);
15
16 }
17
18 static void route_cb(struct rcu_head *rhp)
19
20
     struct route_entry *rep;
21
     rep = container_of(rhp, struct route_entry, rh);
23
     WRITE_ONCE(rep->re_freed, 1);
24
     free(rep);
25 }
26
27
   int route_del(unsigned long addr)
28
29
     struct route_entry *rep;
30
31
     spin lock(&routelock);
32
     cds_list_for_each_entry(rep, &route_list,
33
                              re_next) {
       if (rep->addr == addr) {
34
35
         cds list del rcu(&rep->re next):
         spin_unlock(&routelock);
36
37
         call_rcu(&rep->rh, route_cb);
38
         return 0:
39
     }
40
     spin_unlock(&routelock);
41
42
     return -ENOENT;
43 }
```

workload, as desired.


**Quick Quiz 9.24:** Why doesn't RCU QSBR give *exactly* ideal results? ■

**Quick Quiz 9.25:** Given RCU QSBR's read-side performance, why bother with any other flavor of userspace RCU? ■

#### 9.5.3.2 RCU is a Reader-Writer Lock Replacement

Perhaps the most common use of RCU within the Linux kernel is as a replacement for reader-writer locking in read-intensive situations. Nevertheless, this use of RCU was not immediately apparent to me at the outset, in fact, I chose to implement a lightweight reader-writer lock [HW92]<sup>9</sup> before implementing a general-purpose RCU implementation back in the early 1990s. Each and

<sup>9</sup> Similar to brlock in the 2.4 Linux kernel and to 1glock in more recent Linux kernels.



**Figure 9.16:** Pre-BSD Routing Table Protected by RCU OSBR

every one of the uses I envisioned for the lightweight reader-writer lock was instead implemented using RCU. In fact, it was more than three years before the lightweight reader-writer lock saw its first use. Boy, did I feel foolish!

The key similarity between RCU and reader-writer locking is that both have read-side critical sections that can execute in parallel. In fact, in some cases, it is possible to mechanically substitute RCU API members for the corresponding reader-writer lock API members. But first, why bother?


Advantages of RCU include performance, deadlock immunity, and realtime latency. There are, of course, limitations to RCU, including the fact that readers and updaters run concurrently, that low-priority RCU readers can block high-priority threads waiting for a grace period to elapse, and that grace-period latencies can extend for many milliseconds. These advantages and limitations are discussed in the following sections.

**Performance** The read-side performance advantages of RCU over reader-writer locking are shown in Figure 9.17.


**Quick Quiz 9.26:** WTF? How the heck do you expect me to believe that RCU has a 100-femtosecond overhead when the clock period at 3 GHz is more than 300 *picoseconds*? ■

Note that reader-writer locking is orders of magnitude slower than RCU on a single CPU, and is almost two *additional* orders of magnitude slower on 16 CPUs. In contrast, RCU scales quite well. In both cases, the error bars span a single standard deviation in either direction.

A more moderate view may be obtained from a CONFIG\_PREEMPT kernel, though RCU still beats reader-



**Figure 9.17:** Performance Advantage of RCU Over Reader-Writer Locking




**Figure 9.18:** Performance Advantage of Preemptible RCU Over Reader-Writer Locking

writer locking by between one and three orders of magnitude, as shown in Figure 9.18. Note the high variability of reader-writer locking at larger numbers of CPUs. The error bars span a single standard deviation in either direction.

Of course, the low performance of reader-writer locking in Figure 9.18 is exaggerated by the unrealistic zero-length critical sections. The performance advantages of RCU become less significant as the overhead of the critical section increases, as shown in Figure 9.19 for a 16-CPU system, in which the y-axis represents the sum of the overhead of the read-side primitives and that of the critical section.

**Quick Quiz 9.27:** Why does both the variability and overhead of rwlock decrease as the critical-section over-



**Figure 9.19:** Comparison of RCU to Reader-Writer Locking as Function of Critical-Section Duration

### head increases?

However, this observation must be tempered by the fact that a number of system calls (and thus any RCU read-side critical sections that they contain) can complete within a few microseconds.

In addition, as is discussed in the next section, RCU read-side primitives are almost entirely deadlockimmune.

**Deadlock Immunity** Although RCU offers significant performance advantages for read-mostly workloads, one of the primary reasons for creating RCU in the first place was in fact its immunity to read-side deadlocks. This immunity stems from the fact that RCU read-side primitives do not block, spin, or even do backwards branches, so that their execution time is deterministic. It is therefore impossible for them to participate in a deadlock cycle.

Quick Quiz 9.28: Is there an exception to this dead-lock immunity, and if so, what sequence of events could lead to deadlock? ■

An interesting consequence of RCU's read-side deadlock immunity is that it is possible to unconditionally upgrade an RCU reader to an RCU updater. Attempting to do such an upgrade with reader-writer locking results in deadlock. A sample code fragment that does an RCU read-to-update upgrade follows:

```
1 rcu_read_lock();
2 list_for_each_entry_rcu(p, &head, list_field) {
3   do_something_with(p);
4   if (need_update(p)) {
5     spin_lock(my_lock);
6     do_update(p);
7     spin_unlock(&my_lock);
8   }
9 }
10 rcu_read_unlock();
```

Note that do\_update() is executed under the protection of the lock *and* under RCU read-side protection.

Another interesting consequence of RCU's deadlock immunity is its immunity to a large class of priority inversion problems. For example, low-priority RCU readers cannot prevent a high-priority RCU updater from acquiring the update-side lock. Similarly, a low-priority RCU updater cannot prevent high-priority RCU readers from entering an RCU read-side critical section.


**Quick Quiz 9.29:** Immunity to both deadlock and priority inversion??? Sounds too good to be true. Why should I believe that this is even possible? ■

**Realtime Latency** Because RCU read-side primitives neither spin nor block, they offer excellent realtime latencies. In addition, as noted earlier, this means that they are immune to priority inversion involving the RCU read-side primitives and locks.

However, RCU is susceptible to more subtle priority-inversion scenarios, for example, a high-priority process blocked waiting for an RCU grace period to elapse can be blocked by low-priority RCU readers in -rt kernels. This can be solved by using RCU priority boosting [McK07c, GMTW08].

RCU Readers and Updaters Run Concurrently Because RCU readers never spin nor block, and because updaters are not subject to any sort of rollback or abort semantics, RCU readers and updaters must necessarily run concurrently. This means that RCU readers might access stale data, and might even see inconsistencies, either of which can render conversion from reader-writer locking to RCU non-trivial.

However, in a surprisingly large number of situations, inconsistencies and stale data are not problems. The classic example is the networking routing table. Because routing updates can take considerable time to reach a given system (seconds or even minutes), the system will have been sending packets the wrong way for quite some time when the update arrives. It is usually not a problem to continue sending updates the wrong way for a few additional



**Figure 9.20:** Response Time of RCU vs. Reader-Writer Locking

milliseconds. Furthermore, because RCU updaters can make changes without waiting for RCU readers to finish, the RCU readers might well see the change more quickly than would batch-fair reader-writer-locking readers, as shown in Figure 9.20.

Once the update is received, the rwlock writer cannot proceed until the last reader completes, and subsequent readers cannot proceed until the writer completes. However, these subsequent readers are guaranteed to see the new value, as indicated by the green shading of the rightmost boxes. In contrast, RCU readers and updaters do not block each other, which permits the RCU readers to see the updated values sooner. Of course, because their execution overlaps that of the RCU updater, *all* of the RCU readers might well see updated values, including the three readers that started before the update. Nevertheless only the green-shaded rightmost RCU readers are *guaranteed* to see the updated values.

Reader-writer locking and RCU simply provide different guarantees. With reader-writer locking, any reader that begins after the writer begins is guaranteed to see new values, and any reader that attempts to begin while the writer is spinning might or might not see new values, depending on the reader/writer preference of the rwlock implementation in question. In contrast, with RCU, any reader that begins after the updater completes is guaranteed to see new values, and any reader that completes after the updater begins might or might not see new values, depending on timing.

The key point here is that, although reader-writer locking does indeed guarantee consistency within the confines of the computer system, there are situations where this consistency comes at the price of increased *inconsistency* 

with the outside world. In other words, reader-writer locking obtains internal consistency at the price of silently stale data with respect to the outside world.

Nevertheless, there are situations where inconsistency and stale data within the confines of the system cannot be tolerated. Fortunately, there are a number of approaches that avoid inconsistency and stale data [McK04, ACMS03], and some methods based on reference counting are discussed in Section 9.2.

Low-Priority RCU Readers Can Block High-Priority Reclaimers In Realtime RCU [GMTW08], SRCU [McK06], or QRCU [McK07e] (see Section 12.1.4), a preempted reader will prevent a grace period from completing, even if a high-priority task is blocked waiting for that grace period to complete. Realtime RCU can avoid this problem by substituting call\_rcu() for synchronize\_rcu() or by using RCU priority boosting [McK07c, GMTW08], which is still in experimental status as of early 2008. It might become necessary to augment SRCU and QRCU with priority boosting, but not before a clear real-world need is demonstrated.

## RCU Grace Periods Extend for Many Milliseconds

With the exception of QRCU and several of the "toy" RCU implementations described in Appendix B, RCU grace periods extend for multiple milliseconds. Although there are a number of techniques to render such long delays harmless, including use of the asynchronous interfaces where available (call\_rcu() and call\_rcu\_bh()), this situation is a major reason for the rule of thumb that RCU be used in read-mostly situations.

**Comparison of Reader-Writer Locking and RCU Code** In the best case, the conversion from reader-writer locking to RCU is quite simple, as shown in Listings 9.18, 9.19, and 9.20, all taken from Wikipedia [MPA+06].

More-elaborate cases of replacing reader-writer locking with RCU are beyond the scope of this document.

## 9.5.3.3 RCU is a Restricted Reference-Counting Mechanism

Because grace periods are not allowed to complete while there is an RCU read-side critical section in progress, the RCU read-side primitives may be used as a restricted reference-counting mechanism. For example, consider the following code fragment:

## Listing 9.18: Converting Reader-Writer Locking to RCU: Data


```
1 struct el {
                                       1 struct el {
   struct list_head lp;
                                          struct list_head lp;
3
   long key;
                                       3
                                           long key;
    spinlock_t mutex;
                                       4
                                           spinlock_t mutex;
5
   int data;
                                       5
                                           int data;
6
  /* Other data fields */
                                       6
                                          /* Other data fields */
7 };
                                       7 };
8 DEFINE_RWLOCK(listmutex);
                                       8 DEFINE_SPINLOCK(listmutex);
9 LIST_HEAD(head);
                                       9 LIST_HEAD(head);
```

## Listing 9.19: Converting Reader-Writer Locking to RCU: Search

```
1 int search(long key, int *result)
                                        1 int search(long key, int *result)
 2 {
                                        2 {
3
    struct el *p;
                                        3
                                            struct el *p;
4
                                        4
5
    read_lock(&listmutex);
                                            rcu_read_lock();
 6
    list_for_each_entry(p, &head, lp) { 6
                                            list_for_each_entry_rcu(p, &head, lp) {
      if (p->key == key) {
                                        7
                                             if (p->key == key) {
8
        *result = p->data;
                                        8
                                                *result = p->data;
9
        read_unlock(&listmutex);
                                        9
                                                rcu_read_unlock();
10
        return 1;
                                        10
                                                return 1;
11
                                        11
12
    }
                                        12
    read_unlock(&listmutex);
                                            rcu_read_unlock();
                                       13
14
                                       14
```

## **Listing 9.20:** Converting Reader-Writer Locking to RCU: Deletion

```
1 int delete(long key)
                                         1 int delete(long key)
 2 {
                                         2 {
    struct el *p;
3
                                         3
                                             struct el *p;
4
                                         4
5
    write_lock(&listmutex);
                                             spin_lock(&listmutex);
 6
     list_for_each_entry(p, &head, lp) { 6
                                             list_for_each_entry(p, &head, lp) {
7
      if (p->key == key) {
                                         7
                                               if (p->key == key) {
8
         list_del(&p->lp);
                                         8
                                                 list_del_rcu(&p->lp);
 9
         write_unlock(&listmutex);
                                         9
                                                 spin_unlock(&listmutex);
                                        10
                                                 synchronize_rcu();
10
         kfree(p);
                                        11
                                                 kfree(p);
11
         return 1;
                                        12
                                                 return 1;
12
                                        13
13
    }
                                             }
                                        14
    write_unlock(&listmutex);
                                        15
                                             spin_unlock(&listmutex);
15
    return 0;
                                        16
                                             return 0;
16 }
                                        17 }
```



**Figure 9.21:** Performance of RCU vs. Reference Counting

```
1 rcu_read_lock(); /* acquire reference. */
2 p = rcu_dereference(head);
3 /* do something with p. */
4 rcu_read_unlock(); /* release reference. */
```

The rcu\_read\_lock() primitive can be thought of as acquiring a reference to p, because a grace period starting after the rcu\_dereference() assigns to p cannot possibly end until after we reach the matching rcu\_read\_unlock(). This reference-counting scheme is restricted in that we are not allowed to block in RCU read-side critical sections, nor are we permitted to hand off an RCU read-side critical section from one task to another.

Regardless of these restrictions, the following code can safely delete p:


```
1 spin_lock(&mylock);
2 p = head;
3 rcu_assign_pointer(head, NULL);
4 spin_unlock(&mylock);
5 /* Wait for all references to be released. */6 synchronize_rcu();
7 kfree(p);
```

The assignment to head prevents any future references to p from being acquired, and the synchronize\_rcu() waits for any previously acquired references to be released.

**Quick Quiz 9.30:** But wait! This is exactly the same code that might be used when thinking of RCU as a replacement for reader-writer locking! What gives? ■

Of course, RCU can also be combined with traditional reference counting, as discussed in Section 13.2.

But why bother? Again, part of the answer is performance, as shown in Figure 9.21, again showing data taken



**Figure 9.22:** Response Time of RCU vs. Reference Counting

on a 16-CPU 3 GHz Intel x86 system.

**Quick Quiz 9.31:** Why the dip in refent overhead near 6 CPUs? ■

And, as with reader-writer locking, the performance advantages of RCU are most pronounced for short-duration critical sections, as shown Figure 9.22 for a 16-CPU system. In addition, as with reader-writer locking, many system calls (and thus any RCU read-side critical sections that they contain) complete in a few microseconds.

However, the restrictions that go with RCU can be quite onerous. For example, in many cases, the prohibition against sleeping while in an RCU read-side critical section would defeat the entire purpose. The next section looks at ways of addressing this problem, while also reducing the complexity of traditional reference counting, at least in some cases.

## 9.5.3.4 RCU is a Bulk Reference-Counting Mechanism

As noted in the preceding section, traditional reference counters are usually associated with a specific data structure, or perhaps a specific group of data structures. However, maintaining a single global reference counter for a large variety of data structures typically results in bouncing the cache line containing the reference count. Such cache-line bouncing can severely degrade performance.

In contrast, RCU's light-weight read-side primitives permit extremely frequent read-side usage with negligible performance degradation, permitting RCU to be used as a "bulk reference-counting" mechanism with little or no performance penalty. Situations where a reference

must be held by a single task across a section of code that blocks may be accommodated with Sleepable RCU (SRCU) [McK06]. This fails to cover the not-uncommon situation where a reference is "passed" from one task to another, for example, when a reference is acquired when starting an I/O and released in the corresponding completion interrupt handler. (In principle, this could be handled by the SRCU implementation, but in practice, it is not yet clear whether this is a good tradeoff.)

Of course, SRCU brings restrictions of its own, namely that the return value from srcu\_read\_lock() be passed into the corresponding srcu\_read\_unlock(), and that no SRCU primitives be invoked from hardware interrupt handlers or from non-maskable interrupt (NMI) handlers. The jury is still out as to how much of a problem is presented by these restrictions, and as to how they can best be handled.

## 9.5.3.5 RCU is a Poor Man's Garbage Collector

A not-uncommon exclamation made by people first learning about RCU is "RCU is sort of like a garbage collector!" This exclamation has a large grain of truth, but it can also be misleading.

Perhaps the best way to think of the relationship between RCU and automatic garbage collectors (GCs) is that RCU resembles a GC in that the *timing* of collection is automatically determined, but that RCU differs from a GC in that: (1) the programmer must manually indicate when a given data structure is eligible to be collected, and (2) the programmer must manually mark the RCU readside critical sections where references might legitimately be held.

Despite these differences, the resemblance does go quite deep, and has appeared in at least one theoretical analysis of RCU. Furthermore, the first RCU-like mechanism I am aware of used a garbage collector to handle the grace periods. Nevertheless, a better way of thinking of RCU is described in the following section.

## 9.5.3.6 RCU is a Way of Providing Existence Guarantees

Gamsa et al. [GKAS99] discuss existence guarantees and describe how a mechanism resembling RCU can be used to provide these existence guarantees (see section 5 on page 7 of the PDF), and Section 7.4 discusses how to guarantee existence via locking, along with the ensuing disadvantages of doing so. The effect is that if any RCU-protected data element is accessed within an RCU read-

**Listing 9.21:** Existence Guarantees Enable Per-Element Locking

```
1 int delete(int key)
 2 {
 3
     struct element *p;
     int b;
     b = hashfunction(key);
     rcu_read_lock();
     p = rcu_dereference(hashtable[b]);
     if (p == NULL || p->key != key) {
       rcu_read_unlock();
11
       return 0;
12
13
     spin_lock(&p->lock);
14
     if (hashtable[b] == p && p->key == key) {
15
       rcu_read_unlock();
16
       rcu_assign_pointer(hashtable[b], NULL);
17
       spin_unlock(&p->lock);
18
       synchronize_rcu();
19
       kfree(p);
20
       return 1;
21
     spin_unlock(&p->lock);
23
     rcu read unlock():
24
     return 0:
25 }
```

side critical section, that data element is guaranteed to remain in existence for the duration of that RCU read-side critical section.

Listing 9.21 demonstrates how RCU-based existence guarantees can enable per-element locking via a function that deletes an element from a hash table. Line 6 computes a hash function, and line 7 enters an RCU read-side critical section. If line 9 finds that the corresponding bucket of the hash table is empty or that the element present is not the one we wish to delete, then line 10 exits the RCU read-side critical section and line 11 indicates failure.

**Quick Quiz 9.32:** What if the element we need to delete is not the first element of the list on line 9 of Listing 9.21? ■

Otherwise, line 13 acquires the update-side spinlock, and line 14 then checks that the element is still the one that we want. If so, line 15 leaves the RCU read-side critical section, line 16 removes it from the table, line 17 releases the lock, line 18 waits for all pre-existing RCU read-side critical sections to complete, line 19 frees the newly removed element, and line 20 indicates success. If the element is no longer the one we want, line 22 releases the lock, line 23 leaves the RCU read-side critical section, and line 24 indicates failure to delete the specified key.

**Quick Quiz 9.33:** Why is it OK to exit the RCU readside critical section on line 15 of Listing 9.21 before releasing the lock on line 17? ■

**Quick Quiz 9.34:** Why not exit the RCU read-side critical section on line 23 of Listing 9.21 before releasing

### the lock on line 22?

Alert readers will recognize this as only a slight variation on the original "RCU is a way of waiting for things to finish" theme, which is addressed in Section 9.5.3.8. They might also note the deadlock-immunity advantages over the lock-based existence guarantees discussed in Section 7.4.

## 9.5.3.7 RCU is a Way of Providing Type-Safe Memory

A number of lockless algorithms do not require that a given data element keep the same identity through a given RCU read-side critical section referencing it—but only if that data element retains the same type. In other words, these lockless algorithms can tolerate a given data element being freed and reallocated as the same type of structure while they are referencing it, but must prohibit a change in type. This guarantee, called "type-safe memory" in academic literature [GC96], is weaker than the existence guarantees in the previous section, and is therefore quite a bit harder to work with. Type-safe memory algorithms in the Linux kernel make use of slab caches, specially marking these caches with SLAB\_DESTROY\_BY\_RCU so that RCU is used when returning a freed-up slab to system memory. This use of RCU guarantees that any in-use element of such a slab will remain in that slab, thus retaining its type, for the duration of any pre-existing RCU read-side critical sections.

Quick Quiz 9.35: But what if there is an arbitrarily long series of RCU read-side critical sections in multiple threads, so that at any point in time there is at least one thread in the system executing in an RCU read-side critical section? Wouldn't that prevent any data from a SLAB\_DESTROY\_BY\_RCU slab ever being returned to the system, possibly resulting in OOM events? ■

These algorithms typically use a validation step that checks to make sure that the newly referenced data structure really is the one that was requested [LS86, Section 2.5]. These validation checks require that portions of the data structure remain untouched by the free-reallocate process. Such validation checks are usually very hard to get right, and can hide subtle and difficult bugs.

Therefore, although type-safety-based lockless algorithms can be extremely helpful in a very few difficult situations, you should instead use existence guarantees where possible. Simpler is after all almost always better!

## 9.5.3.8 RCU is a Way of Waiting for Things to Finish

As noted in Section 9.5.2 an important component of RCU is a way of waiting for RCU readers to finish. One of RCU's great strengths is that it allows you to wait for each of thousands of different things to finish without having to explicitly track each and every one of them, and without having to worry about the performance degradation, scalability limitations, complex deadlock scenarios, and memory-leak hazards that are inherent in schemes that use explicit tracking.

In this section, we will show how synchronize\_sched()'s read-side counterparts (which include anything that disables preemption, along with hardware operations and primitives that disable interrupts) permit you to implement interactions with non-maskable interrupt (NMI) handlers that would be quite difficult if using locking. This approach has been called "Pure RCU" [McK04], and it is used in a number of places in the Linux kernel.

The basic form of such "Pure RCU" designs is as follows:

- Make a change, for example, to the way that the OS reacts to an NMI.
- Wait for all pre-existing read-side critical sections to completely finish (for example, by using the synchronize\_sched() primitive). The key observation here is that subsequent RCU read-side critical sections are guaranteed to see whatever change was made.
- 3. Clean up, for example, return status indicating that the change was successfully made.

The remainder of this section presents example code adapted from the Linux kernel. In this example, the timer\_stop function uses synchronize\_sched() to ensure that all in-flight NMI notifications have completed before freeing the associated resources. A simplified version of this code is shown Listing 9.22.

Lines 1-4 define a profile\_buffer structure, containing a size and an indefinite array of entries. Line 5 defines a pointer to a profile buffer, which is presumably initialized elsewhere to point to a dynamically allocated region of memory.

Lines 7-16 define the nmi\_profile() function, which is called from within an NMI handler. As such, it cannot be preempted, nor can it be interrupted by a normal interrupts handler, however, it is still subject to delays

**Listing 9.22:** Using RCU to Wait for NMIs to Finish

```
1 struct profile_buffer {
    long size;
3
    atomic_t entry[0];
 4 };
 5 static struct profile_buffer *buf = NULL;
  void nmi_profile(unsigned long pcvalue)
 8
     struct profile_buffer *p = rcu_dereference(buf);
9
10
     if (p == NULL)
11
12
      return;
13
     if (pcvalue >= p->size)
     atomic_inc(&p->entry[pcvalue]);
16 }
18 void nmi_stop(void)
     struct profile_buffer *p = buf;
21
     if (p == NULL)
22
23
      return:
     rcu_assign_pointer(buf, NULL);
24
25
     synchronize sched():
26
     kfree(p);
```

due to cache misses, ECC errors, and cycle stealing by other hardware threads within the same core. Line 9 gets a local pointer to the profile buffer using the rcu\_dereference() primitive to ensure memory ordering on DEC Alpha, and lines 11 and 12 exit from this function if there is no profile buffer currently allocated, while lines 13 and 14 exit from this function if the pcvalue argument is out of range. Otherwise, line 15 increments the profile-buffer entry indexed by the pcvalue argument. Note that storing the size with the buffer guarantees that the range check matches the buffer, even if a large buffer is suddenly replaced by a smaller one.

Lines 18-27 define the nmi\_stop() function, where the caller is responsible for mutual exclusion (for example, holding the correct lock). Line 20 fetches a pointer to the profile buffer, and lines 22 and 23 exit the function if there is no buffer. Otherwise, line 24 NULLs out the profile-buffer pointer (using the rcu\_assign\_pointer() primitive to maintain memory ordering on weakly ordered machines), and line 25 waits for an RCU Sched grace period to elapse, in particular, waiting for all non-preemptible regions of code, including NMI handlers, to complete. Once execution continues at line 26, we are guaranteed that any instance of nmi\_profile() that obtained a pointer to the old buffer has returned. It is therefore safe to free the buffer, in this case using the kfree() primitive.

**Quick Quiz 9.36:** Suppose that the nmi\_profile() function was preemptible. What would need to change to

make this example work correctly?


In short, RCU makes it easy to dynamically switch among profile buffers (you just *try* doing this efficiently with atomic operations, or at all with locking!). However, RCU is normally used at a higher level of abstraction, as was shown in the previous sections.

### 9.5.3.9 RCU Usage Summary

At its core, RCU is nothing more nor less than an API that provides:

- 1. a publish-subscribe mechanism for adding new data,
- a way of waiting for pre-existing RCU readers to finish, and
- a discipline of maintaining multiple versions to permit change without harming or unduly delaying concurrent RCU readers.

That said, it is possible to build higher-level constructs on top of RCU, including the reader-writer-locking, reference-counting, and existence-guarantee constructs listed in the earlier sections. Furthermore, I have no doubt that the Linux community will continue to find interesting new uses for RCU, as well as for any of a number of other synchronization primitives.



\* 1. RCU provides ABA protection for update-friendly synchronization mechanisms 2. RCU provides bounded wait-free read-side primitives for real-time use

Figure 9.23: RCU Areas of Applicability

In the meantime, Figure 9.23 shows some rough rules of thumb on where RCU is most helpful.

As shown in the blue box at the top of the figure, RCU works best if you have read-mostly data where stale and inconsistent data is permissible (but see below for more information on stale and inconsistent data). The canonical example of this case in the Linux kernel is routing tables.

Because it may have taken many seconds or even minutes for the routing updates to propagate across Internet, the system has been sending packets the wrong way for quite some time. Having some small probability of continuing to send some of them the wrong way for a few more milliseconds is almost never a problem.

If you have a read-mostly workload where consistent data is required, RCU works well, as shown by the green "read-mostly, need consistent data" box. One example of this case is the Linux kernel's mapping from user-level System-V semaphore IDs to the corresponding in-kernel data structures. Semaphores tend to be used far more frequently than they are created and destroyed, so this mapping is read-mostly. However, it would be erroneous to perform a semaphore operation on a semaphore that has already been deleted. This need for consistency is handled by using the lock in the in-kernel semaphore data structure, along with a "deleted" flag that is set when deleting a semaphore. If a user ID maps to an in-kernel data structure with the "deleted" flag set, the data structure is ignored, so that the user ID is flagged as invalid.

Although this requires that the readers acquire a lock for the data structure representing the semaphore itself, it allows them to dispense with locking for the mapping data structure. The readers therefore locklessly traverse the tree used to map from ID to data structure, which in turn greatly improves performance, scalability, and real-time response.

As indicated by the yellow "read-write" box, RCU can also be useful for read-write workloads where consistent data is required, although usually in conjunction with a number of other synchronization primitives. For example, the directory-entry cache in recent Linux kernels uses RCU in conjunction with sequence locks, per-CPU locks, and per-data-structure locks to allow lockless traversal of pathnames in the common case. Although RCU can be very beneficial in this read-write case, such use is often more complex than that of the read-mostly cases.

Finally, as indicated by the red box at the bottom of the figure, update-mostly workloads requiring consistent data are rarely good places to use RCU, though there are some exceptions [DMS<sup>+</sup>12]. In addition, as noted in Section 9.5.3.7, within the Linux kernel, the SLAB\_DESTROY\_BY\_RCU slab-allocator flag provides type-safe memory to RCU readers, which can greatly simplify non-blocking synchronization and other lockless algorithms.

In short, RCU is an API that includes a publishsubscribe mechanism for adding new data, a way of waiting for pre-existing RCU readers to finish, and a discipline of maintaining multiple versions to allow updates to avoid harming or unduly delaying concurrent RCU readers. This RCU API is best suited for read-mostly situations, especially if stale and inconsistent data can be tolerated by the application.

## 9.5.4 RCU Linux-Kernel API

This section looks at RCU from the viewpoint of its Linux-kernel API. Section 9.5.4.1 presents RCU's wait-to-finish APIs, and Section 9.5.4.2 presents RCU's publish-subscribe and version-maintenance APIs. Finally, Section 9.5.4.4 presents concluding remarks.

## 9.5.4.1 RCU has a Family of Wait-to-Finish APIs

The most straightforward answer to "what is RCU" is that RCU is an API used in the Linux kernel, as summarized by Table 9.3, which shows the wait-for-RCU-readers portions of the non-sleepable and sleepable APIs, respectively, and by Table 9.4, which shows the publish-subscribe portions of the API.

If you are new to RCU, you might consider focusing on just one of the columns in Table 9.3, each of which summarizes one member of the Linux kernel's RCU API family. For example, if you are primarily interested in understanding how RCU is used in the Linux kernel, "RCU Classic" would be the place to start, as it is used most frequently. On the other hand, if you want to understand RCU for its own sake, "SRCU" has the simplest API. You can always come back for the other columns later.

If you are already familiar with RCU, these tables can serve as a useful reference.

**Quick Quiz 9.37:** Why do some of the cells in Table 9.3 have exclamation marks ("!")? ■

The "RCU Classic" column corresponds to the original RCU implementation, in which RCU read-side critical sections are delimited by rcu\_read\_lock() and rcu\_read\_unlock(), which may be nested. The corresponding synchronous update-side primitives, synchronize\_rcu(), along with its synonym synchronize\_net(), wait for any currently executing RCU read-side critical sections to complete. The length of this wait is known as a "grace period". The asynchronous update-side primitive, call\_rcu(), invokes a specified function with a specified argument after a subsequent grace period. For example, call\_rcu(p,f); will result in the "RCU callback" f(p) being invoked after a subsequent grace period. There are situations, such as when unloading a Linux-kernel module that uses call\_rcu(), when it

 Table 9.3: RCU Wait-to-Finish APIs

Attribute	RCU Classic	RCU BH	RCU Sched	Realtime RCU	SRCU
Purpose	Original	Prevent DDoS attacks	Wait for preempt-disable regions, hardirqs, & NMIs	Realtime response	Sleeping readers
Availability	2.5.43	2.6.9	2.6.12	2.6.26	2.6.19
Read-side primitives	<pre>rcu_read_lock() ! rcu_read_unlock() !</pre>	<pre>rcu_read_lock_bh() rcu_read_unlock_bh()</pre>	<pre>preempt_disable() preempt_enable() (and friends)</pre>	<pre>rcu_read_lock() rcu_read_unlock()</pre>	<pre>srcu_read_lock() srcu_read_unlock()</pre>
Update-side primitives (synchronous)	<pre>synchronize_rcu() synchronize_net()</pre>	<pre>synchronize_rcu_bh()</pre>	<pre>synchronize_sched()</pre>	<pre>synchronize_rcu() synchronize_net()</pre>	<pre>synchronize_srcu()</pre>
Update-side primitives (asynchronous/callback)	call_rcu()!	call_rcu_bh()	<pre>call_rcu_sched()</pre>	call_rcu()	call_srcu()
Update-side primitives (wait for callbacks)	rcu_barrier()	rcu_barrier_bh()	<pre>rcu_barrier_sched()</pre>	rcu_barrier()	N/A
Type-safe memory	SLAB_DESTROY_BY_RCU			SLAB_DESTROY_BY_RCU	
Read side constraints	No blocking	No bottom-half (BH) enabling	No blocking	Only preemption and lock acquisition	No synchronize_srcu() with same srcu_struct
Read side overhead	Preempt disable/enable (free on non-PREEMPT)	BH disable/enable	Preempt disable/enable (free on non-PREEMPT)	Simple instructions, IRQ disable/enable	Simple instructions, preempt disable/enable, memory barriers
Asynchronous update-side overhead	sub-microsecond	sub-microsecond	sub-microsecond	sub-microsecond	N/A
Grace-period latency	10s of milliseconds	10s of milliseconds	10s of milliseconds	10s of milliseconds	10s of milliseconds
Non-PREEMPT_RT implementation	RCU Classic	RCU BH	RCU Classic	Preemptible RCU	SRCU
PREEMPT_RT implementation	Preemptible RCU	Realtime RCU	Forced Schedule on all CPUs	Realtime RCU	SRCU

is necessary to wait for all outstanding RCU callbacks to complete [McK07d]. The rcu\_barrier() primitive does this job. Note that the more recent hierarchical RCU [McK08a] implementation also adheres to "RCU Classic" semantics.

Finally, RCU may be used to provide type-safe memory [GC96], as described in Section 9.5.3.7. In the context of RCU, type-safe memory guarantees that a given data element will not change type during any RCU read-side critical section that accesses it. To make use of RCUbased type-safe memory, pass SLAB\_DESTROY\_BY\_RCU to kmem\_cache\_create(). It is important to note that SLAB\_DESTROY\_BY\_RCU will in no way prevent kmem\_ cache alloc() from immediately reallocating memory that was just now freed via kmem\_cache\_free()! In fact, the SLAB\_DESTROY\_BY\_RCU-protected data structure just returned by rcu\_dereference might be freed and reallocated an arbitrarily large number of times, even when under the protection of rcu\_read\_lock(). Instead, SLAB\_DESTROY\_BY\_RCU operates by preventing kmem\_cache\_free() from returning a completely freedup slab of data structures to the system until after an RCU grace period elapses. In short, although the data element might be freed and reallocated arbitrarily often, at least its type will remain the same.

**Quick Quiz 9.38:** How do you prevent a huge number of RCU read-side critical sections from indefinitely blocking a synchronize\_rcu() invocation? ■

Quick Quiz 9.39: The synchronize\_rcu() API waits for all pre-existing interrupt handlers to complete, right? ■

In the "RCU BH" column, rcu\_read\_lock\_bh() and rcu\_read\_unlock\_bh() delimit RCU read-side critical sections, synchronize\_rcu\_bh() waits for a grace period, and call\_rcu\_bh() invokes the specified function and argument after a later grace period.

Quick Quiz 9.40: What happens if you mix and match? For example, suppose you use rcu\_read\_lock() and rcu\_read\_unlock() to delimit RCU read-side critical sections, but then use call\_rcu\_bh() to post an RCU callback?

Quick Quiz 9.41: Hardware interrupt handlers can be thought of as being under the protection of an implicit rcu\_read\_lock\_bh(), right? ■

In the "RCU Sched" column, anything that disables preemption acts as an RCU read-side critical section, and synchronize\_sched() waits for the corresponding RCU grace period. This RCU API family was added in the 2.6.12 kernel, which split the old synchronize\_

kernel() API into the current synchronize\_rcu() (for RCU Classic) and synchronize\_sched() (for RCU Sched). Note that RCU Sched did not originally have an asynchronous call\_rcu\_sched() interface, but one was added in 2.6.26. In accordance with the quasiminimalist philosophy of the Linux community, APIs are added on an as-needed basis.

**Quick Quiz 9.42:** What happens if you mix and match RCU Classic and RCU Sched? ■

Quick Quiz 9.43: In general, you cannot rely on synchronize\_sched() to wait for all pre-existing interrupt handlers, right? ■

The "Realtime RCU" column has the same API as does RCU Classic, the only difference being that RCU readside critical sections may be preempted and may block while acquiring spinlocks. The design of Realtime RCU is described elsewhere [McK07a].

The "SRCU" column in Table 9.3 displays a specialized RCU API that permits general sleeping in RCU read-side critical sections [McK06]. Of course, use of synchronize\_srcu() in an SRCU read-side critical section can result in self-deadlock, so should be avoided. SRCU differs from earlier RCU implementations in that the caller allocates an srcu\_struct for each distinct SRCU usage. This approach prevents SRCU read-side critical sections from blocking unrelated synchronize\_srcu() invocations. In addition, in this variant of RCU, srcu\_read\_lock() returns a value that must be passed into the corresponding srcu read unlock().

**Quick Quiz 9.44:** Why should you be careful with call\_srcu()? ■

**Quick Quiz 9.45:** Under what conditions can synchronize\_srcu() be safely used within an SRCU read-side critical section? ■

The Linux kernel currently has a surprising number of RCU APIs and implementations. There is some hope of reducing this number, evidenced by the fact that a given build of the Linux kernel currently has at most four implementations behind three APIs (given that RCU Classic and Realtime RCU share the same API). However, careful inspection and analysis will be required, just as would be required in order to eliminate one of the many locking APIs.

The various RCU APIs are distinguished by the forward-progress guarantees that their RCU read-side critical sections must provide, and also by their scope, as follows:

 RCU BH: read-side critical sections must guarantee forward progress against everything except for NMI and interrupt handlers, but not including software-interrupt (softirq) handlers. RCU BH is global in scope.

- 2. RCU Sched: read-side critical sections must guarantee forward progress against everything except for NMI and IRQ handlers, including softirq handlers. RCU Sched is global in scope.
- RCU (both classic and real-time): read-side critical sections must guarantee forward progress against everything except for NMI handlers, IRQ handlers, softirq handlers, and (in the real-time case) higherpriority real-time tasks. RCU is global in scope.
- 4. SRCU: read-side critical sections need not guarantee forward progress unless some other task is waiting for the corresponding grace period to complete, in which case these read-side critical sections should complete in no more than a few seconds (and preferably much more quickly).<sup>10</sup> SRCU's scope is defined by the use of the corresponding srcu\_struct.

In other words, SRCU compensate for their extremely weak forward-progress guarantees by permitting the developer to restrict their scope.

## 9.5.4.2 RCU has Publish-Subscribe and Version-Maintenance APIs

Fortunately, the RCU publish-subscribe and version-maintenance primitives shown in the following table apply to all of the variants of RCU discussed above. This commonality can in some cases allow more code to be shared, which certainly reduces the API proliferation that would otherwise occur. The original purpose of the RCU publish-subscribe APIs was to bury memory barriers into these APIs, so that Linux kernel programmers could use RCU without needing to become expert on the memory-ordering models of each of the 20+ CPU families that Linux supports [Spr01].

The first pair of categories operate on Linux struct list\_head lists, which are circular, doubly-linked lists. The list\_for\_each\_entry\_rcu() primitive traverses an RCU-protected list in a type-safe manner, while also enforcing memory ordering for situations where a new list element is inserted into the list concurrently with traversal. On non-Alpha platforms, this primitive incurs little or

no performance penalty compared to list\_for\_each\_ entry(). The list\_add\_rcu(), list\_add\_tail\_ rcu(), and list\_replace\_rcu() primitives are analogous to their non-RCU counterparts, but incur the overhead of an additional memory barrier on weakly-ordered machines. The list\_del\_rcu() primitive is also analogous to its non-RCU counterpart, but oddly enough is very slightly faster due to the fact that it poisons only the prev pointer rather than both the prev and next pointers as list del() must do. Finally, the list splice init rcu() primitive is similar to its non-RCU counterpart, but incurs a full grace-period latency. The purpose of this grace period is to allow RCU readers to finish their traversal of the source list before completely disconnecting it from the list header—failure to do this could prevent such readers from ever terminating their traversal.

Quick Quiz 9.46: Why doesn't list\_del\_rcu() poison both the next and prev pointers? ■

The second pair of categories operate on Linux's struct hlist\_head, which is a linear linked list. One advantage of struct hlist\_head over struct list\_head is that the former requires only a single-pointer list header, which can save significant memory in large hash tables. The struct hlist\_head primitives in the table relate to their non-RCU counterparts in much the same way as do the struct list\_head primitives.

The final pair of categories operate directly on pointers, and are useful for creating RCU-protected non-list data structures, such as RCU-protected arrays and trees. The rcu\_assign\_pointer() primitive ensures that any prior initialization remains ordered before the assignment to the pointer on weakly ordered machines. Similarly, the rcu\_dereference() primitive ensures that subsequent code dereferencing the pointer will see the effects of initialization code prior to the corresponding rcu\_assign\_pointer() on Alpha CPUs. On non-Alpha CPUs, rcu\_dereference() documents which pointer dereferences are protected by RCU.

**Quick Quiz 9.47:** Normally, any pointer subject to rcu\_dereference() *must* always be updated using rcu\_assign\_pointer(). What is an exception to this rule? ■

**Quick Quiz 9.48:** Are there any downsides to the fact that these traversal and update primitives can be used with any of the RCU API family members? ■

## 9.5.4.3 Where Can RCU's APIs Be Used?

Figure 9.24 shows which APIs may be used in which inkernel environments. The RCU read-side primitives may

Thanks to James Bottomley for urging me to this formulation, as opposed to simply saying that there are no forward-progress guarantees.

Category	Primitives	Availability	Overhead
List traversal	list_for_each_entry_rcu()	2.5.59	Simple instructions (memory barrier on Alpha)
List update	list_add_rcu()	2.5.44	Memory barrier
	<pre>list_add_tail_rcu()</pre>	2.5.44	Memory barrier
	list_del_rcu()	2.5.44	Simple instructions
	<pre>list_replace_rcu()</pre>	2.6.9	Memory barrier
	<pre>list_splice_init_rcu()</pre>	2.6.21	Grace-period latency
Hlist traversal	hlist_for_each_entry_rcu()	2.6.8	Simple instructions (memory barrier on Alpha)
	hlist_add_after_rcu()	2.6.14	Memory barrier
	hlist_add_before_rcu()	2.6.14	Memory barrier
	hlist_add_head_rcu()	2.5.64	Memory barrier
	hlist_del_rcu()	2.5.64	Simple instructions
	hlist_replace_rcu()	2.6.15	Memory barrier
Pointer traversal	rcu_dereference()	2.6.9	Simple instructions (memory barrier on Alpha)
Pointer update	rcu_assign_pointer()	2.6.10	Memory barrier

**Table 9.4:** RCU Publish-Subscribe and Version Maintenance APIs




Figure 9.24: RCU API Usage Constraints

be used in any environment, including NMI, the RCU mutation and asynchronous grace-period primitives may be used in any environment other than NMI, and, finally, the RCU synchronous grace-period primitives may be used only in process context. The RCU list-traversal primitives include list\_for\_each\_entry\_rcu(), hlist\_for\_each\_entry\_rcu(), etc. Similarly, the RCU list-mutation primitives include list\_add\_rcu(), hlist\_del rcu(), etc.

Note that primitives from other families of RCU may be substituted, for example, srcu\_read\_lock() may be used in any context in which rcu\_read\_lock() may be

used.

## 9.5.4.4 So, What is RCU Really?

At its core, RCU is nothing more nor less than an API that supports publication and subscription for insertions, waiting for all RCU readers to complete, and maintenance of multiple versions. That said, it is possible to build higher-level constructs on top of RCU, including the reader-writer-locking, reference-counting, and existence-guarantee constructs listed in Section 9.5.3. Furthermore, I have no doubt that the Linux community will continue to find interesting new uses for RCU, just as they do for any of a number of synchronization primitives throughout the kernel.

Of course, a more-complete view of RCU would also include all of the things you can do with these APIs.

However, for many people, a complete view of RCU must include sample RCU implementations. The next section therefore presents a series of "toy" RCU implementations of increasing complexity and capability.

## 9.5.5 RCU Related Work

The known first mention of anything resembling RCU took the form of a bug report from Donald Knuth [Knu73, page 413 of Fundamental Algorithms] against J. Weizenbaum's SLIP list-processing facility for

FORTRAN [Wei63]. Knuth was justified in reporting the bug, as SLIP had no notion of any sort of grace-period guarantee.

The first known non-bug-report mention of anything resembing RCU appeared in Kung's and Lehman's landmark paper [KL80]. There was some additional use of this technique in academia [ML82, ML84, Lis88, Pug90, And91, PAB+95, CAK+96, RSB+97, GKAS99], but much of the work in this area was carried out by practitioners [RTY+87, HOS89, Jac93, Joh95, SM95, SM97, SM98, MS98a]. By the year 2000, the initiative had passed to open-source projects, most notably the Linux kernel community [Rus00a, Rus00b, MS01, MAK+01, MSA+02, ACMS03]. 11

However, in the mid 2010s, there was a welcome upsurge in RCU research and development across a number of communities and institutions [Kaa15]. Section 9.5.5.1 describes uses of RCU, Section 9.5.5.2 describes RCU implementations (as well as work that both creates and uses an implementation), and finally, Section 9.5.5.3 describes verification and validation of RCU and its uses.

### 9.5.5.1 RCU Uses

Phil Howard and Jon Walpole of Portland State University (PSU) have applied RCU to red-black trees [How12, HW11] combined with updates synchronized using software transactional memory. Josh Triplett and Jon Walpole (again of PSU) applied RCU to resizable hash tables [Tri12, TMW11, Cor14a, Cor14b]. Other RCU-protected resizable hash tables have been created by Herbert Xu [Xu10] and by Mathieu Desnoyers [MDJ13a].

Austin Clements, Frans Kaashoek, and Nickolai Zeldovich of MIT created an RCU-optimized balanced binary tree (Bonsai) [CKZ12], and applied this tree to the Linux kernel's VM subsystem in order to reduce read-side contention on the Linux kernel's mmap\_sem. This work resulted in order-of-magnitude speedups and scalability up to at least 80 CPUs for a microbenchmark featuring large numbers of minor page faults. This is similar to a patch developed earlier by Peter Zijlstra [Zij14], and both were limited by the fact that, at the time, filesystem data structures were not safe for RCU readers. Clements et al. avoided this limitation by optimizing the page-fault path for anonymous pages only. More recently, filesystem data structures have been made safe for RCU readers [Cor10, Cor11], so perhaps this work can be imple-

mented for all page types, not just anonymous pages—Peter Zijlstra has, in fact, recently prototyped exactly this.

Yandong Mao and Robert Morris of MIT and Eddie Kohler of Harvard University created another RCU-protected tree named Masstree [MKM12] that combines ideas from B+ trees and tries. Although this tree is about 2.5x slower than an RCU-protected hash table, it supports operations on key ranges, unlike hash tables. In addition, Masstree supports efficient storage of objects with long shared key prefixes and, furthermore, provides persistence via logging to mass storage.

The paper notes that Masstree's performance rivals that of memcached, even given that Masstree is persistently storing updates and memcached is not. The paper also compares Masstree's performance to the persistent datastores MongoDB, VoltDB, and Redis, reporting significant performance advantages for Masstree, in some cases exceeding two orders of magnitude. Another paper [TZK+13], by Stephen Tu, Wenting Zheng, Barbara Liskov, and Samuel Madden of MIT and Kohler, applies Masstree to an in-memory database named Silo, achieving 700K transactions per second (42M transactions per minute) on a well-known transaction-processing benchmark. Interestingly enough, Silo guarantees linearizability without incurring the overhead of grace periods while holding locks.

Maya Arbel and Hagit Attiya of Technion took a more rigorous approach [AA14] to an RCU-protected search tree that, like Masstree, allows concurrent updates. This paper includes a proof of correctness, including proof that all operations on this tree are linearizable. Unfortunately, this implementation achieves linearizability by incurring the full latency of grace-period waits while holding locks, which degrades scalability of update-only workloads. One way around this problem is to abandon linearizability [HKLP12, McK14b]), however, Arbel and Attiya instead created an RCU variant that reduces lowend grace-period latency. Of course, nothing comes for free, and this RCU variant appears to hit a scalability limit at about 32 CPUs. Although there is much to be said for dropping linearizability, thus gaining both performance and scalability, it is very good to see academics experimenting with alternative RCU implementations.

### 9.5.5.2 RCU Implementations

Mathieu Desnoyers created a user-space RCU for use in tracing [Des09b, Des09a, DMS<sup>+</sup>12], which has seen use in a number of projects [BD13].

Researchers at Charles University in Prague have

 $<sup>^{11}</sup>$  A list of citations with well over 200 entries may be found in bib/RCU.bib in the LATeX source for this book.

also been working on RCU implementations, including dissertations by Andrej Podzimek [Pod10] and Adam Hraska [Hra13].

Yujie Liu (Lehigh University), Victor Luchangco (Oracle Labs), and Michael Spear (also Lehigh) [LLS13] pressed scalable non-zero indicators (SNZI) [ELLM07] into service as a grace-period mechanism. The intended use is to implement software transactional memory (see Section 17.2), which imposes linearizability requirements, which in turn seems to limit scalability.

RCU-like mechanisms are also finding their way into Java. Sivaramakrishnan et al. [SZJ12] use an RCU-like mechanism to eliminate the read barriers that are otherwise required when interacting with Java's garbage collector, resulting in significant performance improvements.

Ran Liu, Heng Zhang, and Haibo Chen of Shanghai Jiao Tong University created a specialized variant of RCU that they used for an optimized "passive readerwriter lock" [LZC14], similar to those created by Gautham Shenoy [She06] and Srivatsa Bhat [Bha14]. The Liu et al. paper is interesting from a number of perspectives [McK14e].

Mike Ash posted [Ash15] a description of an RCU-like primitive in Apple's Objective-C runtime. This approach identifies read-side critical sections via designated code ranges, thus qualifying as another method of achieving zero read-side overhead, albeit one that poses some interesting practical challenges for large read-side critical sections that span multiple functions.

Pedro Ramalhete and Andreia Correia [RC15] produced "Poor Man's RCU", which, despite using a pair of reader-writer locks, manages to provide lock-free forward-progress guarantees to readers [MP15a].

Maya Arbel and Adam Morrison [AM15] produced "Predicate RCU", which works hard to reduce grace-period duration in order to efficiently support algorithms that hold update-side locks across grace periods. This results in reduced batching of updates into grace periods and reduced scalability, but does succeed in providing short grace periods.

Quick Quiz 9.49: Why not just drop the lock before waiting for the grace period, or using something like call\_rcu() instead of waiting for a grace period? ■

Alexander Matveev (MIT), Nir Shavit (MIT and Tel-Aviv University), Pascal Felber (University of Neuchâtel), and Patrick Marlier (also University of Neuchâtel) [MSFM15] produced an RCU-like mechanism that can be thought of as software transactional memory that explicitly marks read-only transactions. Their use cases

require holding locks across grace periods, which limits scalability [MP15a, MP15b]. This appears to be the first academic RCU-related work to make good use of the rcutorture test suite, and also the first to have submitted a performance improvement to Linux-kernel RCU, which was accepted into v4.4.

Geoff Romer and Andrew Hunter (both at Google) proposed a cell-based API for RCU protection of singleton data structures for inclusion in the C++ standard [RH17].

### 9.5.5.3 RCU Validation

In early 2017, it is commonly recognized that almost any bug is a potential security exploit, so validation and verification are first-class concerns.

Researchers at Stony Brook University have produced an RCU-aware data-race detector [Dug10, Sey12, SRK+11]. Alexey Gotsman of IMDEA, Noam Rinetzky of Tel Aviv University, and Hongseok Yang of the University of Oxford have published a paper [GRY12] expressing the formal semantics of RCU in terms of separation logic, and have continued with other aspects of concurrency.

Joseph Tassarotti (Carnegie-Mellon University), Derek Dreyer (Max Planck Institute for Software Systems), and Viktor Vafeiadis (also MPI-SWS) [TDV15] produced a manual formal proof of correctness of the quiescentstate-based reclamation (QSBR) variant of userspace RCU [Des09b, DMS+12]. Lihao Liang (University of Oxford), Paul E. McKenney (IBM), Daniel Kroening, and Tom Melham (both also Oxford) [LMKM16] used the C bounded model checker (CBMC) [CKL04] to produce a mechanical proof of correctness of a significant portion of Linux-kernel Tree RCU. Lance Roy [Roy17a] used CBMC to produce a similar proof of correctness for a significant portion of Linux-kernel sleepable RCU (SRCU) [McK06]. Finally, Michalis Kokologiannakis and Konstantinos Sagonas (National Technical University of Athens) [KS17a] used the Nighugg tool [LSLK14] to produce a mechanical proof of correctness of a somewhat larger portion of Linux-kernel Tree RCU.

None of these efforts located any bugs other than bugs injected into RCU specifically to test the verification tools. In contrast, Alex Groce (Oregon State University), Iftekhar Ahmed, Carlos Jensen (both also OSU), and Paul E. McKenney (IBM) [GAJM15] automatically mutated Linux-kernel RCU's source code to test the coverage of the rcutorture test suite. The effort found several holes in this suite's coverage, one of which was hiding a real bug (since fixed) in Tiny RCU.

With some luck, all of this validation work will eventually result in more and better tools for validating concurrent code.

## 9.5.6 RCU Exercises

This section is organized as a series of Quick Quizzes that invite you to apply RCU to a number of examples earlier in this book. The answer to each Quick Quiz gives some hints, and also contains a pointer to a later section where the solution is explained at length. The rcu\_read\_lock(), rcu\_read\_unlock(), rcu\_dereference(), rcu\_assign\_pointer(), and synchronize\_rcu() primitives should suffice for most of these exercises.

Quick Quiz 9.50: The statistical-counter implementation shown in Listing 5.5 (count\_end.c) used a global lock to guard the summation in read\_count(), which resulted in poor performance and negative scalability. How could you use RCU to provide read\_count() with excellent performance and good scalability. (Keep in mind that read\_count()'s scalability will necessarily be limited by its need to scan all threads' counters.)

Quick Quiz 9.51: Section 5.5 showed a fanciful pair of code fragments that dealt with counting I/O accesses to removable devices. These code fragments suffered from high overhead on the fastpath (starting an I/O) due to the need to acquire a reader-writer lock. How would you use RCU to provide excellent performance and scalability? (Keep in mind that the performance of the common-case first code fragment that does I/O accesses is much more important than that of the device-removal code fragment.)

## 9.6 Which to Choose?

Table 9.5 provides some rough rules of thumb that can help you choose among the four deferred-processing techniques presented in this chapter.

As shown in the "Existence Guarantee" row, if you need existence guarantees for linked data elements, you must use reference counting, hazard pointers, or RCU. Sequence locks do not provide existence guarantees, instead providing detection of updates, retrying any read-side critical sections that do encounter an update.

Of course, as shown in the "Updates and Readers Progress Concurrently" row, this detection of updates implies that sequence locking does not permit updaters and readers to make forward progress concurrently. After all, preventing such forward progress is the whole point of using sequence locking in the first place! This situation points the way to using sequence locking in conjunction with reference counting, hazard pointers, or RCU in order to provide both existence guarantees and update detection. In fact, the Linux kernel combines RCU and sequence locking in this manner during pathname lookup.

The "Contention Among Readers", "Reader Per-Critical-Section Overhead", and "Reader Per-Object Traversal Overhead" rows give a rough sense of the read-side overhead of these techniques. The overhead of reference counting can be quite large, with contention among readers along with a fully ordered read-modify-write atomic operation required for each and every object traversed. Hazard pointers incur the overhead of a memory barrier for each data element traversed, and sequence locks incur the overhead of a pair of memory barriers for each attempt to execute the critical section. The overhead of RCU implementations vary from nothing to that of a pair of memory barriers for each read-side critical section, thus providing RCU with the best performance, particularly for read-side critical sections that traverse many data elements.

The "Reader Forward Progress Guarantee" row shows that only RCU has a bounded wait-free forward-progress guarantee, which means that it can carry out a finite traversal by executing a bounded number of instructions.

The "Reader Reference Acquisition" rows indicates that only RCU is capable of unconditionally acquiring references. The entry for sequence locks is "Unsafe" because, again, sequence locks detect updates rather than acquiring references. Reference counting and hazard pointers both require that traversals be restarted from the beginning if a given acquisition fails. To see this, consider a linked list containing objects A, B, C, and D, in that order, and the following series of events:

- 1. A reader acquires a reference to object B.
- An updater removes object B, but refrains from freeing it because the reader holds a reference. The list now contains objects A, C, and D, and object B's ->next pointer is set to HAZPTR\_POISON.
- 3. The updater removes object C, so that the list now contains objects A and D. Because there is no reference to object C, it is immediately freed.
- 4. The reader tries to advance to the successor of the object following the now-removed object B, but the poisoned ->next pointer prevents this. Which is

Property	Reference Counting	Hazard Pointers	Sequence Locks	RCU
Existence Guarantees	Complex	Yes	No	Yes
Updates and Readers Progress Concurrently	Yes	Yes	No	Yes
Contention Among Readers	High	None	None	None
Reader Per-Critical- Section Overhead	N/A	N/A	Two smp_mb()	Ranges from none to two smp_mb()
Reader Per-Object Traversal Overhead	Read-modify-write atomic operations, memory-barrier instructions, and cache misses	smp_mb()	None, but unsafe	None (volatile accesses)
Reader Forward Progress Guarantee	Lock free	Lock free	Blocking	Bounded wait free
Reader Reference Acquisition	Can fail (conditional)	Can fail (conditional)	Unsafe	Cannot fail (unconditional)
Memory Footprint	Bounded	Bounded	Bounded	Unbounded
Reclamation Forward Progress	Lock free	Lock free	N/A	Blocking
Automatic Reclamation	Yes	No	N/A	No
Lines of Code	94	79	79	73

**Table 9.5:** Which Deferred Technique to Choose?

a good thing, because object B's ->next pointer would otherwise point to the freelist.

5. The reader must therefore restart its traversal from the head of the list.

Thus, when failing to acquire a reference, a hazard-pointer or reference-counter traversal must restart that traversal from the beginning. In the case of nested linked data structures, for example, a tree containing linked lists, the traversal must be restarted from the outermost data structure. This situation gives RCU a significant ease-of-use advantage.

However, RCU's ease-of-use advantage does not come for free, as can be seen in the "Memory Footprint" row. RCU's support of unconditional reference acquisition means that it must avoid freeing any object reachable by a given RCU reader until that reader completes. RCU therefore has an unbounded memory footprint, at least unless updates are throttled. In contrast, reference counting and hazard pointers need to retain only those data elements actually referenced by concurrent readers.

This tension between memory footprint and acquisition failures is sometimes resolved within the Linux kernel by combining use of RCU and reference counters. RCU is used for short-lived references, which means that RCU read-side critical sections can be short. These short RCU read-side critical sections in turn mean that the corresponding RCU grace periods can also be short, which limits the memory footprint. For the few data elements that need longer-lived references, reference counting is used. This means that the complexity of reference-acquisition failure only needs to be dealt with for those few data elements: The bulk of the reference acquisitions are unconditional, courtesy of RCU. See Section 13.2 for more information on combining reference counting with other synchronization mechanisms.

The "Reclamation Forward Progress" row shows that hazard pointers can provide non-blocking updates [Mic04, HLM02]. Reference counting might or might not, depending on the implementation. However, sequence locking cannot provide non-blocking updates, courtesy of its update-side lock. RCU updaters must wait on readers, which also rules out fully non-blocking updates. However, there are situations in which the only blocking operation is a wait to free memory, which results in an situation that, for many purposes, is as good as non-blocking [DMS+12].

As shown in the "Automatic Reclamation" row, only reference counting can automate freeing of memory, and even then only for non-cyclic data structures.

Finally, the "Lines of Code" row shows the size of

the Pre-BSD Routing Table implementations, giving a rough idea of relative ease of use. That said, it is important to note that the reference-counting and sequence-locking implementations are buggy, and that a correct reference-counting implementation is considerably more complex [Val95, MS95]. For its part, a correct sequence-locking implementation requires the addition of some other synchronization mechanism, for example, hazard pointers or RCU, so that sequence locking detects concurrent updates and the other mechanism provides safe reference acquisition.

As more experience is gained using these techniques, both separately and in combination, the rules of thumb laid out in this section will need to be refined. However, this section does reflect the current state of the art.

## 9.7 What About Updates?

The deferred-processing techniques called out in this chapter are most directly applicable to read-mostly situations, which begs the question "But what about updates?" After all, increasing the performance and scalability of readers is all well and good, but it is only natural to also want great performance and scalability for writers.

We have already seen one situation featuring high performance and scalability for writers, namely the counting algorithms surveyed in Chapter 5. These algorithms featured partially partitioned data structures so that updates can operate locally, while the more-expensive reads must sum across the entire data structure. Silas Boyd-Wickhizer has generalized this notion to produce OpLog, which he has applied to Linux-kernel pathname lookup, VM reverse mappings, and the stat() system call [BW14].

Another approach, called "Disruptor", is designed for applications that process high-volume streams of input data. The approach is to rely on single-producer-single-consumer FIFO queues, minimizing the need for synchronization [Sut13]. For Java applications, Disruptor also has the virtue of minimizing use of the garbage collector.

And of course, where feasible, fully partitioned or "sharded" systems provide excellent performance and scalability, as noted in Chapter 6.

The next chapter will look at updates in the context of several types of data structures.

Bad programmers worry about the code. Good programmers worry about data structures and their relationships.

## Chapter 10

Linus Torvalds

## **Data Structures**

Efficient access to data is critically important, so that discussions of algorithms include time complexity of the related data structures [CLRS01]. However, for parallel programs, measures of time complexity must also include concurrency effects. These effects can be overwhelmingly large, as shown in Chapter 3, which means that concurrent data structure designs must focus as much on concurrency as they do on sequential time complexity. In other words, an important part of the data-structure relationships that good parallel programmers must worry about is that portion related to concurrency.

Section 10.1 presents a motivating application that will be used to evaluate the data structures presented in this chapter.

As discussed in Chapter 6, an excellent way to achieve high scalability is partitioning. This points the way to partitionable data structures, a topic taken up by Section 10.2. Chapter 9 described how deferring some actions can greatly improve both performance and scalability. Section 9.5 in particular showed how to tap the awesome power of procrastination in pursuit of performance and scalability, a topic taken up by Section 10.3.

Not all data structures are partitionable. Section 10.4 looks at a mildly non-partitionable example data structure. This section shows how to split it into read-mostly and partitionable portions, enabling a fast and scalable implementation.

Because this chapter cannot delve into the details of every concurrent data structure that has ever been used Section 10.5 provides a brief survey of the most common and important ones. Although the best performance and scalability results design rather than after-the-fact micro-optimization, it is nevertheless the case that micro-optimization has an important place in achieving the absolute best possible performance and scalability. This topic is therefore taken up in Section 10.6.

Finally, Section 10.7 presents a summary of this chapter.

## **10.1** Motivating Application

We will use the Schrödinger's Zoo application to evaluate performance [McK13]. Schrödinger has a zoo containing a large number of animals, and he would like to track them using an in-memory database with each animal in the zoo represented by a data item in this database. Each animal has a unique name that is used as a key, with a variety of data tracked for each animal.

Births, captures, and purchases result in insertions, while deaths, releases, and sales result in deletions. Because Schrödinger's zoo contains a large quantity of shortlived animals, including mice and insects, the database must be able to support a high update rate.

Those interested in Schrödinger's animals can query them, however, Schrödinger has noted extremely high rates of queries for his cat, so much so that he suspects that his mice might be using the database to check up on their nemesis. This means that Schrödinger's application must be able to support a high rate of queries to a single data element.

Please keep this application in mind as various data structures are presented.

## 10.2 Partitionable Data Structures

There are a huge number of data structures in use today, so much so that there are multiple textbooks covering them. This small section focuses on a single data structure, namely the hash table. This focused approach allows a much deeper investigation of how concurrency interacts with data structures, and also focuses on a data structure

#### Listing 10.1: Hash-Table Data Structures

```
1 struct ht_elem {
2   struct cds_list_head hte_next;
3   unsigned long hte_hash;
4 };
5
6 struct ht_bucket {
7   struct cds_list_head htb_head;
8   spinlock_t htb_lock;
9 };
10
11 struct hashtab {
12   unsigned long ht_nbuckets;
13   struct ht_bucket ht_bkt[0];
14 };
```

that is heavily used in practice. Section 10.2.1 overviews of the design, and Section 10.2.2 presents the implementation. Finally, Section 10.2.3 discusses the resulting performance and scalability.

## 10.2.1 Hash-Table Design

Chapter 6 emphasized the need to apply partitioning in order to attain respectable performance and scalability, so partitionability must be a first-class criterion when selecting data structures. This criterion is well satisfied by that workhorse of parallelism, the hash table. Hash tables are conceptually simple, consisting of an array of *hash buckets*. A *hash function* maps from a given element's *key* to the hash bucket that this element will be stored in. Each hash bucket therefore heads up a linked list of elements, called a *hash chain*. When properly configured, these hash chains will be quite short, permitting a hash table to access the element with a given key extremely efficiently.

**Quick Quiz 10.1:** But there are many types of hash tables, of which the chained hash tables described here are but one type. Why the focus on chained hash tables?

In addition, each bucket can be given its own lock, so that elements in different buckets of the hash table may be added, deleted, and looked up completely independently. A large hash table containing a large number of elements therefore offers excellent scalability.

## **10.2.2** Hash-Table Implementation

Listing 10.1 (hash\_bkt.c) shows a set of data structures used in a simple fixed-sized hash table using chaining and per-hash-bucket locking, and Figure 10.1 diagrams how they fit together. The hashtab structure (lines 11-14 in Listing 10.1) contains four ht\_bucket structures




Figure 10.1: Hash-Table Data-Structure Diagram

## Listing 10.2: Hash-Table Mapping and Locking

(lines 6-9 in Listing 10.1), with the ->ht\_nbuckets field controlling the number of buckets. Each such bucket contains a list header ->htb\_head and a lock ->htb\_lock. The list headers chain ht\_elem structures (lines 1-4 in Listing 10.1) through their ->hte\_next fields, and each ht\_elem structure also caches the corresponding element's hash value in the ->hte\_hash field. The ht\_elem structure would be included in the larger structure being placed in the hash table, and this larger structure might contain a complex key.

The diagram shown in Figure 10.1 has bucket 0 with two elements and bucket 2 with one.

Listing 10.2 shows mapping and locking functions. Lines 1 and 2 show the macro HASH2BKT(), which maps from a hash value to the corresponding ht\_bucket structure. This macro uses a simple modulus: if more aggressive hashing is required, the caller needs to implement it when mapping from key to hash value. The remaining two functions acquire and release the ->htb\_lock corresponding to the specified hash value.

Listing 10.3 shows hashtab\_lookup(), which returns a pointer to the element with the specified hash

#### **Listing 10.3:** Hash-Table Lookup

```
1 struct ht elem *
 2 hashtab_lookup(struct hashtab *htp,
                  unsigned long hash,
                   void *key
 5
                   int (*cmp)(struct ht_elem *htep,
 6
                              void *key))
7
   {
8
     struct ht_bucket *htb;
9
     struct ht_elem *htep;
10
11
     htb = HASH2BKT(htp, hash);
12
     cds_list_for_each_entry(htep.
13
                              &htb->htb_head,
14
                              hte_next) {
15
       if (htep->hte_hash != hash)
16
         continue;
17
       if (cmp(htep, key))
18
         return htep;
    }
19
    return NULL;
20
21 }
```

### Listing 10.4: Hash-Table Modification

```
1 void
 2 hashtab add(struct hashtab *htp.
 3
               unsigned long hash,
 4
               struct ht_elem *htep)
5
  {
 6
     htep->hte hash = hash;
     cds_list_add(&htep->hte_next,
8
                  &HASH2BKT(htp, hash)->htb_head);
9 }
10
11 void hashtab_del(struct ht_elem *htep)
12 {
13
     cds_list_del_init(&htep->hte_next);
```

and key if it exists, or NULL otherwise. This function takes both a hash value and a pointer to the key because this allows users of this function to use arbitrary keys and arbitrary hash functions, with the key-comparison function passed in via cmp(), in a manner similar to qsort(). Line 11 maps from the hash value to a pointer to the corresponding hash bucket. Each pass through the loop spanning lines 12-19 examines one element of the bucket's hash chain. Line 15 checks to see if the hash values match, and if not, line 16 proceeds to the next element. Line 17 checks to see if the actual key matches, and if so, line 18 returns a pointer to the matching element. If no element matches, line 20 returns NULL.

**Quick Quiz 10.2:** But isn't the double comparison on lines 15-18 in Listing 10.3 inefficient in the case where the key fits into an unsigned long? ■

Listing 10.4 shows the hashtab\_add() and hashtab\_del() functions that add and delete elements from the hash table, respectively.

The hashtab\_add() function simply sets the element's hash value on line 6, then adds it to the corre-

Listing 10.5: Hash-Table Allocation and Free

```
1 struct hashtab *
 2 hashtab_alloc(unsigned long nbuckets)
 3 {
 4
     struct hashtab *htp;
 5
     int i;
 6
     htp = malloc(sizeof(*htp) +
 8
                  nbuckets *
 9
                  sizeof(struct ht_bucket));
10
     if (htp == NULL)
       return NULL;
11
12
     htp->ht_nbuckets = nbuckets;
13
     for (i = 0; i < nbuckets; i++) {</pre>
14
       CDS_INIT_LIST_HEAD(&htp->ht_bkt[i].htb_head);
15
       spin_lock_init(&htp->ht_bkt[i].htb_lock);
16
17
     return htp;
18 }
19
20 void hashtab_free(struct hashtab *htp)
21 {
22
     free(htp);
23 }
```


sponding bucket on lines 7 and 8. The hashtab\_del() function simply removes the specified element from whatever hash chain it is on, courtesy of the doubly linked nature of the hash-chain lists. Before calling either of these two functions, the caller is required to ensure that no other thread is accessing or modifying this same bucket, for example, by invoking hashtab\_lock() beforehand.

Listing 10.5 shows hashtab\_alloc() and hashtab\_free(), which do hash-table allocation and freeing, respectively. Allocation begins on lines 7-9 with allocation of the underlying memory. If line 10 detects that memory has been exhausted, line 11 returns NULL to the caller. Otherwise, line 12 initializes the number of buckets, and the loop spanning lines 13-16 initializes the buckets themselves, including the chain list header on line 14 and the lock on line 15. Finally, line 17 returns a pointer to the newly allocated hash table. The hashtab\_free() function on lines 20-23 is straightforward.


### **10.2.3** Hash-Table Performance

The performance results for an eight-CPU 2 GHz Intel Xeon system using a bucket-locked hash table with 1024 buckets are shown in Figure 10.2. The performance does scale nearly linearly, but is not much more than half of the ideal performance level, even at only eight CPUs. Part of this shortfall is due to the fact that the lock acquisitions and releases incur no cache misses on a single CPU, but do incur misses on two or more CPUs.

And things only get worse with larger number of CPUs, as can be seen in Figure 10.3. We do not need an addi-



**Figure 10.2:** Read-Only Hash-Table Performance For Schrödinger's Zoo




**Figure 10.3:** Read-Only Hash-Table Performance For Schrödinger's Zoo, 60 CPUs

tional line to show ideal performance: The performance for nine CPUs and beyond is worse than abysmal. This clearly underscores the dangers of extrapolating performance from a modest number of CPUs.

Of course, one possible reason for the collapse in performance might be that more hash buckets are needed. After all, we did not pad each hash bucket to a full cache line, so there are a number of hash buckets per cache line. It is possible that the resulting cache-thrashing comes into play at nine CPUs. This is of course easy to test by increasing the number of hash buckets.

Quick Quiz 10.3: Instead of simply increasing the number of hash buckets, wouldn't it be better to cachealign the existing hash buckets? ■

However, as can be seen in Figure 10.4, although in-



**Figure 10.4:** Read-Only Hash-Table Performance For Schrödinger's Zoo, Varying Buckets

creasing the number of buckets does increase performance somewhat, scalability is still abysmal. In particular, we still see a sharp dropoff at nine CPUs and beyond. Furthermore, going from 8192 buckets to 16,384 buckets produced almost no increase in performance. Clearly something else is going on.

The problem is that this is a multi-socket system, with CPUs 0-7 and 32-39 mapped to the first socket as shown in Figure 10.5. Test runs confined to the first eight CPUs therefore perform quite well, but tests that involve socket 0's CPUs 0-7 as well as socket 1's CPU 8 incur the overhead of passing data across socket boundaries. This can severely degrade performance, as was discussed in Section 3.2.1. In short, large multi-socket systems require good locality of reference in addition to full partitioning.

Quick Quiz 10.4: Given the negative scalability of the Schrödinger's Zoo application across sockets, why not just run multiple copies of the application, with each copy having a subset of the animals and confined to run on a single socket? ■

One key property of the Schrödinger's-zoo runs discussed thus far is that they are all read-only. This makes the performance degradation due to lock-acquisition-induced cache misses all the more painful. Even though we are not updating the underlying hash table itself, we are still paying the price for writing to memory. Of course, if the hash table was never going to be updated, we could dispense entirely with mutual exclusion. This approach is quite straightforward and is left as an exercise for the reader. But even with the occasional update, avoiding writes avoids cache misses, and allows the read-mostly data to be replicated across all the caches, which in turn

Socket				Co	ore			
0	0	1	2	3	4	5	6	7
	32	33	34	35	36	37	38	39
1	8	9	10	11	12	13	14	15
	40	41	42	43	44	45	46	47
2	16	17	18	19	20	21	22	23
	48	49	50	51	52	53	54	55
3	24	25	26	27	28	29	30	31
	56	47	58	59	60	61	62	63

Figure 10.5: NUMA Topology of System Under Test

Listing 10.6: RCU-Protected Hash-Table Read-Side Concurrency Control

promotes locality of reference.

The next section therefore examines optimizations that can be carried out in read-mostly cases where updates are rare, but could happen at any time.

## 10.3 Read-Mostly Data Structures

Although partitioned data structures can offer excellent scalability, NUMA effects can result in severe degradations of both performance and scalability. In addition, the need for readers to exclude writers can degrade performance in read-mostly situations. However, we can achieve both performance and scalability by using RCU, which was introduced in Section 9.5. Similar results can be achieved using hazard pointers (hazptr.c) [Mic04], which will be included in the performance results shown in this section [McK13].

## 10.3.1 RCU-Protected Hash Table Implementation

For an RCU-protected hash table with per-bucket locking, updaters use locking exactly as described in Section 10.2, but readers use RCU. The data structures remain as shown in Listing 10.1, and the HASH2BKT(), hashtab\_lock(), and hashtab\_unlock() functions

Listing 10.7: RCU-Protected Hash-Table Lookup

```
1 struct ht elem
 2 *hashtab_lookup(struct hashtab *htp,
                   unsigned long hash,
                    void *key
 5
                   int (*cmp)(struct ht_elem *htep,
 6
                               void *key))
 7
 8
     struct ht_bucket *htb;
 9
     struct ht_elem *htep;
10
11
     htb = HASH2BKT(htp, hash);
12
     cds_list_for_each_entry_rcu(htep,
13
                                  &htb->htb_head,
14
                                  hte_next) {
15
       if (htep->hte_hash != hash)
16
         continue;
17
       if (cmp(htep, key))
18
         return htep;
19
     return NULL;
20
21 }
```

remain as shown in Listing 10.2. However, readers use the lighter-weight concurrency-control embodied by hashtab\_lock\_lookup() and hashtab\_unlock\_lookup() shown in Listing 10.6.


Listing 10.7 shows hashtab\_lookup() for the RCUprotected per-bucket-locked hash table. This is identical to that in Listing 10.3 except that cds\_list\_for\_ each\_entry() is replaced by cds\_list\_for\_each\_ entry\_rcu(). Both of these primitives sequence down the hash chain referenced by htb->htb\_head but cds\_ list for each entry rcu() also correctly enforces memory ordering in case of concurrent insertion. This is an important difference between these two hash-table implementations: Unlike the pure per-bucket-locked implementation, the RCU protected implementation allows lookups to run concurrently with insertions and deletions, and RCU-aware primitives like cds list for each\_entry\_rcu() are required to correctly handle this added concurrency. Note also that hashtab\_lookup()'s caller must be within an RCU read-side critical section, for example, the caller must invoke hashtab\_lock\_ lookup() before invoking hashtab\_lookup() (and of course invoke hashtab\_unlock\_lookup() some time afterwards).

Quick Quiz 10.5: But if elements in a hash table can be deleted concurrently with lookups, doesn't that mean that a lookup could return a reference to a data element that was deleted immediately after it was looked up?

Listing 10.8 shows hashtab\_add() and hashtab\_del(), both of which are quite similar to their counterparts in the non-RCU hash table shown in Listing 10.4. The hashtab\_add() function uses cds\_list\_add\_

### Listing 10.8: RCU-Protected Hash-Table Modification

```
1 void
 2 hashtab_add(struct hashtab *htp,
 3
               unsigned long hash,
 4
               struct ht_elem *htep)
 5
 6
     htep->hte_hash = hash;
 7
     cds_list_add_rcu(&htep->hte_next,
                       &HASH2BKT(htp, hash)->htb_head);
 8
9 }
10
11
  void hashtab_del(struct ht_elem *htep)
12 {
13
     cds_list_del_rcu(&htep->hte_next);
14 }
```




**Figure 10.6:** Read-Only RCU-Protected Hash-Table Performance For Schrödinger's Zoo

rcu() instead of cds\_list\_add() in order to ensure proper ordering when an element is added to the hash table at the same time that it is being looked up. The hashtab\_del() function uses cds\_list\_del\_rcu() instead of cds\_list\_del\_init() to allow for the case where an element is looked up just before it is deleted. Unlike cds\_list\_del\_init(), cds\_list\_del\_rcu() leaves the forward pointer intact, so that hashtab\_lookup() can traverse to the newly deleted element's successor.

Of course, after invoking hashtab\_del(), the caller must wait for an RCU grace period (e.g., by invoking synchronize\_rcu()) before freeing or otherwise reusing the memory for the newly deleted element.

## 10.3.2 RCU-Protected Hash Table Performance

Figure 10.6 shows the read-only performance of RCU-protected and hazard-pointer-protected hash tables against the previous section's per-bucket-locked implementation. As you can see, both RCU and hazard pointers achieve




**Figure 10.7:** Read-Only RCU-Protected Hash-Table Performance For Schrödinger's Zoo, Linear Scale

near-ideal performance and scalability despite the larger numbers of threads and the NUMA effects. Results from a globally locked implementation are also shown, and as expected the results are even worse than those of the perbucket-locked implementation. RCU does slightly better than hazard pointers, but the difference is not readily visible in this log-scale plot.


Figure 10.7 shows the same data on a linear scale. This drops the global-locking trace into the x-axis, but allows the relative performance of RCU and hazard pointers to be more readily discerned. Both show a change in slope at 32 CPUs, and this is due to hardware multithreading. At 32 and fewer CPUs, each thread has a core to itself. In this regime, RCU does better than does hazard pointers because hazard pointers's read-side memory barriers result in dead time within the core. In short, RCU is better able to utilize a core from a single hardware thread than is hazard pointers.

This situation changes above 32 CPUs. Because RCU is using more than half of each core's resources from a single hardware thread, RCU gains relatively little benefit from the second hardware thread in each core. The slope of hazard pointers's trace also decreases at 32 CPUs, but less dramatically, because the second hardware thread is able to fill in the time that the first hardware thread is stalled due to memory-barrier latency. As we will see in later sections, hazard pointers's second-hardware-thread advantage depends on the workload.

As noted earlier, Schrödinger is surprised by the popularity of his cat [Sch35], but recognizes the need to reflect this popularity in his design. Figure 10.8 shows the results of 60-CPU runs, varying the number of CPUs that are do-




**Figure 10.8:** Read-Side Cat-Only RCU-Protected Hash-Table Performance For Schrödinger's Zoo at 60 CPUs



**Figure 10.9:** Read-Side RCU-Protected Hash-Table Performance For Schrödinger's Zoo at 60 CPUs

ing nothing but looking up the cat. Both RCU and hazard pointers respond well to this challenge, but bucket locking scales negatively, eventually performing even worse than global locking. This should not be a surprise because if all CPUs are doing nothing but looking up the cat, the lock corresponding to the cat's bucket is for all intents and purposes a global lock.

This cat-only benchmark illustrates one potential problem with fully partitioned sharding approaches. Only the CPUs associated with the cat's partition is able to access the cat, limiting the cat-only throughput. Of course, a great many applications have good load-spreading properties, and for these applications sharding works quite well. However, sharding does not handle "hot spots" very well, with the hot spot exemplified by Schrödinger's cat being but one case in point.



**Figure 10.10:** Update-Side RCU-Protected Hash-Table Performance For Schrödinger's Zoo at 60 CPUs

Of course, if we were only ever going to read the data, we would not need any concurrency control to begin with. Figure 10.9 therefore shows the effect of updates. At the extreme left-hand side of this graph, all 60 CPUs are doing lookups, while to the right all 60 CPUs are doing updates. For all four implementations, the number of lookups per millisecond decreases as the number of updating CPUs increases, of course reaching zero lookups per millisecond when all 60 CPUs are updating. RCU does well relative to hazard pointers due to the fact that hazard pointers's read-side memory barriers incur greater overhead in the presence of updates. It therefore seems likely that modern hardware heavily optimizes memory-barrier execution, greatly reducing memory-barrier overhead in the read-only case.

Where Figure 10.9 showed the effect of increasing update rates on lookups, Figure 10.10 shows the effect of increasing update rates on the updates themselves. Hazard pointers and RCU start off with a significant advantage because, unlike bucket locking, readers do not exclude updaters. However, as the number of updating CPUs increases, update-side overhead starts to make its presence known, first for RCU and then for hazard pointers. Of course, all three of these implementations fare much better than does global locking.

Of course, it is quite possible that the differences in lookup performance are affected by the differences in update rates. One way to check this is to artificially throttle the update rates of per-bucket locking and hazard pointers to match that of RCU. Doing so does not significantly improve the lookup performace of per-bucket locking, nor does it close the gap between hazard pointers and RCU. However, removing hazard pointers's read-side memory

barriers (thus resulting in an unsafe implementation of hazard pointers) does nearly close the gap between hazard pointers and RCU. Although this unsafe hazard-pointer implementation will usually be reliable enough for benchmarking purposes, it is absolutely not recommended for production use.

Quick Quiz 10.6: The dangers of extrapolating from eight CPUs to 60 CPUs was made quite clear in Section 10.2.3. But why should extrapolating up from 60 CPUs be any safer? ■

## 10.3.3 RCU-Protected Hash Table Discussion

One consequence of the RCU and hazard-pointer implementations is that a pair of concurrent readers might disagree on the state of the cat. For example, one of the readers might have fetched the pointer to the cat's data structure just before it was removed, while another reader might have fetched this same pointer just afterwards. The first reader would then believe that the cat was alive, while the second reader would believe that the cat was dead.

Of course, this situation is completely fitting for Schrödinger's cat, but it turns out that it is quite reasonable for normal non-quantum cats as well.

The reason for this is that it is impossible to determine exactly when an animal is born or dies.

To see this, let's suppose that we detect a cat's death by heartbeat. This raise the question of exactly how long we should wait after the last heartbeat before declaring death. It is clearly ridiculous to wait only one millisecond, because then a healthy living cat would have to be declared dead—and then resurrected—more than once every second. It is equally ridiculous to wait a full month, because by that time the poor cat's death would have made itself very clearly known via olfactory means.

Because an animal's heart can stop for some seconds and then start up again, there is a tradeoff between timely recognition of death and probability of false alarms. It is quite possible that a pair of veterinarians might disagree on the time to wait between the last heartbeat and the declaration of death. For example, one veterinarian might declare death thirty seconds after the last heartbeat, while another might insist on waiting a full minute. In this case, the two veterinarians would disagree on the state of the cat for the second period of thirty seconds following the last heartbeat, as fancifully depicted in Figure 10.11.

Of course, Heisenberg taught us to live with this sort of uncertainty [Hei27], which is a good thing because



Figure 10.11: Even Veterinarians Disagree!

computing hardware and software acts similarly. For example, how do you know that a piece of computing hardware has failed? Often because it does not respond in a timely fashion. Just like the cat's heartbeat, this results in a window of uncertainty as to whether or not the hardware has failed.

Furthermore, most computing systems are intended to interact with the outside world. Consistency with the outside world is therefore of paramount importance. However, as we saw in Figure 9.20 on page 135, increased internal consistency can come at the expense of external consistency. Techniques such as RCU and hazard pointers give up some degree of internal consistency to attain improved external consistency.

In short, internal consistency is not a natural part of all problem domains, and often incurs great expense in terms of performance, scalability, external consistency, or all of the above.

# 10.4 Non-Partitionable Data Structures

Fixed-size hash tables are perfectly partitionable, but resizable hash tables pose partitioning challenges when growing or shrinking, as fancifully depicted in Figure 10.12. However, it turns out that it is possible to construct high-performance scalable RCU-protected hash tables, as described in the following sections.





Figure 10.12: Partitioning Problems




**Figure 10.13:** Growing a Double-List Hash Table, State (a)

## 10.4.1 Resizable Hash Table Design


In happy contrast to the situation in the early 2000s, there are now no fewer than three different types of scalable RCU-protected hash tables. The first (and simplest) was developed for the Linux kernel by Herbert Xu [Xu10], and is described in the following sections. The other two are covered briefly in Section 10.4.4.

The key insight behind the first hash-table implementation is that each data element can have two sets of list pointers, with one set currently being used by RCU readers (as well as by non-RCU updaters) and the other being used to construct a new resized hash table. This approach allows lookups, insertions, and deletions to all run concurrently with a resize operation (as well as with each other).

The resize operation proceeds as shown in Figures 10.13-10.16, with the initial two-bucket state shown in Figure 10.13 and with time advancing from figure to figure. The initial state uses the zero-index links to chain the elements into hash buckets. A four-bucket array is allocated, and the one-index links are used to chain the




**Figure 10.14:** Growing a Double-List Hash Table, State (b)



**Figure 10.15:** Growing a Double-List Hash Table, State (c)

elements into these four new hash buckets. This results in state (b) shown in Figure 10.14, with readers still using the original two-bucket array.

The new four-bucket array is exposed to readers and then a grace-period operation waits for all readers, resulting in state (c), shown in Figure 10.15. In this state, all readers are using the new four-bucket array, which means that the old two-bucket array may now be freed, resulting



**Figure 10.16:** Growing a Double-List Hash Table, State (d)

Listing 10.9: Resizable Hash-Table Data Structures

```
1 struct ht elem {
    struct rcu_head rh;
 3
    struct cds_list_head hte_next[2];
    unsigned long hte_hash;
 5 }:
 7 struct ht_bucket {
   struct cds_list_head htb_head;
 9
     spinlock_t htb_lock;
10 };
11
12 struct ht {
    long ht_nbuckets;
13
    long ht_resize_cur;
     struct ht *ht new;
     int ht_idx;
     void *ht hash private;
18
     int (*ht_cmp)(void *hash_private,
                   struct ht elem *htep.
                   void *key);
21
     long (*ht_gethash)(void *hash_private,
                        void *key);
     void *(*ht_getkey)(struct ht_elem *htep);
23
    struct ht_bucket ht_bkt[0];
25 };
26
27 struct hashtab {
    struct ht *ht_cur;
     spinlock_t ht_lock;
30 }:
```

in state (d), shown in Figure 10.16.

This design leads to a relatively straightforward implementation, which is the subject of the next section.

## 10.4.2 Resizable Hash Table Implementation

Resizing is accomplished by the classic approach of inserting a level of indirection, in this case, the ht structure shown on lines 12-25 of Listing 10.9. The hashtab structure shown on lines 27-30 contains only a pointer to the current ht structure along with a spinlock that is used to serialize concurrent attempts to resize the hash table. If we were to use a traditional lock- or atomic-operation-based implementation, this hashtab structure could become a severe bottleneck from both performance and scalability viewpoints. However, because resize operations should be relatively infrequent, we should be able to make good use of RCU.

The ht structure represents a specific size of the hash table, as specified by the ->ht\_nbuckets field on line 13. The size is stored in the same structure containing the array of buckets (->ht\_bkt[] on line 24) in order to avoid mismatches between the size and the array. The ->ht\_resize\_cur field on line 14 is equal to -1 unless a resize operation is in progress, in which case it indicates the in-

dex of the bucket whose elements are being inserted into the new hash table, which is referenced by the <code>->ht\_new</code> field on line 15. If there is no resize operation in progress, <code>->ht\_new</code> is NULL. Thus, a resize operation proceeds by allocating a new ht structure and referencing it via the <code>->ht\_new</code> pointer, then advancing <code>->ht\_resize\_cur</code> through the old table's buckets. When all the elements have been added to the new table, the new table is linked into the hashtab structure's <code>->ht\_cur</code> field. Once all old readers have completed, the old hash table's ht structure may be freed.

The ->ht\_idx field on line 16 indicates which of the two sets of list pointers are being used by this instantiation of the hash table, and is used to index the ->hte\_next[] array in the ht\_elem structure on line 3.

The <code>->ht\_hash\_private</code>, <code>->ht\_cmp()</code>, <code>->ht\_gethash()</code>, and <code>->ht\_getkey()</code> fields on lines 17-23 collectively define the per-element key and the hash function. The <code>->ht\_hash\_private</code> allows the hash function to be perturbed [McK90b, McK90a, McK91], which can be used to avoid denial-of-service attacks based on statistical estimation of the parameters used in the hash function. The <code>->ht\_cmp()</code> function compares a specified key with that of the specified element, the <code>->ht\_gethash()</code> calculates the specified key's hash, and <code>->ht\_getkey()</code> extracts the key from the enclosing data element.

The ht\_bucket structure is the same as before, and the ht\_elem structure differs from that of previous implementations only in providing a two-element array of list pointer sets in place of the prior single set of list pointers.

In a fixed-sized hash table, bucket selection is quite straightforward: Simply transform the hash value to the corresponding bucket index. In contrast, when resizing, it is also necessary to determine which of the old and new sets of buckets to select from. If the bucket that would be selected from the old table has already been distributed into the new table, then the bucket should be selected from the new table. Conversely, if the bucket that would be selected from the old table has not yet been distributed, then the bucket should be selected from the old table.

Bucket selection is shown in Listing 10.10, which shows ht\_get\_bucket\_single() on lines 1-8 and ht\_get\_bucket() on lines 10-24. The ht\_get\_bucket\_single() function returns a reference to the bucket corresponding to the specified key in the specified hash table, without making any allowances for resizing. It also stores the hash value corresponding to the key into the location referenced by parameter b on lines 5 and 6. Line 7 then returns a reference to the corresponding bucket.

Listing 10.10: Resizable Hash-Table Bucket Selection

```
1 static struct ht bucket *
 2 ht_get_bucket_single(struct ht *htp,
3
                        void *key, long *b)
4 {
5
     *b = htp->ht_gethash(htp->ht_hash_private,
 6
                          key) % htp->ht_nbuckets;
     return &htp->ht_bkt[*b];
 8 }
10 static struct ht bucket *
11 ht_get_bucket(struct ht **htp, void *key,
12
                 long *b, int *i)
13 {
14
     struct ht bucket *htbp:
15
     htbp = ht_get_bucket_single(*htp, key, b);
16
17
     if (*b <= (*htp)->ht_resize_cur) {
18
       *htp = (*htp)->ht_new;
19
      htbp = ht_get_bucket_single(*htp, key, b);
20
    }
21
     if (i)
22
       *i = (*htp)->ht_idx;
23
     return htbp;
```

The ht\_get\_bucket() function handles hash-table selection, invoking ht\_get\_bucket\_single() on line 16 to select the bucket corresponding to the hash in the current hash table, storing the hash value through parameter b. If line 17 determines that the table is being resized and that line 16's bucket has already been distributed across the new hash table, then line 18 selects the new hash table and line 19 selects the bucket corresponding to the hash in the new hash table, again storing the hash value through parameter b.

**Quick Quiz 10.7:** The code in Listing 10.10 computes the hash twice! Why this blatant inefficiency? ■

If line 21 finds that parameter i is non-NULL, then line 22 stores the pointer-set index for the selected hash table. Finally, line 23 returns a reference to the selected hash bucket.

**Quick Quiz 10.8:** How does the code in Listing 10.10 protect against the resizing process progressing past the selected bucket? ■

This implementation of ht\_get\_bucket\_single() and ht\_get\_bucket() will permit lookups and modifications to run concurrently with a resize operation.

Read-side concurrency control is provided by RCU as was shown in Listing 10.6, but the update-side concurrency-control functions hashtab\_lock\_mod() and hashtab\_unlock\_mod() must now deal with the possibility of a concurrent resize operation as shown in Listing 10.11.

The hashtab\_lock\_mod() spans lines 1-19 in the listing. Line 9 enters an RCU read-side critical section to

**Listing 10.11:** Resizable Hash-Table Update-Side Concurrency Control

```
1 void hashtab_lock_mod(struct hashtab *htp_master,
                         void *key)
 3 {
 4
    long b:
    struct ht *htp;
    struct ht bucket *htbp:
    struct ht_bucket *htbp_new;
    rcu read lock():
 9
    htp = rcu dereference(htp master->ht cur);
10
11
    htbp = ht_get_bucket_single(htp, key, &b);
12
     spin_lock(&htbp->htb_lock);
13
     if (b > htp->ht_resize_cur)
14
       return:
15
    htp = htp->ht new:
16
    htbp_new = ht_get_bucket_single(htp, key, &b);
     spin_lock(&htbp_new->htb_lock);
17
     spin_unlock(&htbp->htb_lock);
18
19 }
20
21 void hashtab_unlock_mod(struct hashtab *htp_master,
22
                           void *kev)
23 {
24
    long b;
     struct ht *htp;
25
26
     struct ht_bucket *htbp;
27
28
    htp = rcu_dereference(htp_master->ht_cur);
29
    htbp = ht_get_bucket(&htp, key, &b, NULL);
30
    spin_unlock(&htbp->htb_lock);
31
    rcu_read_unlock();
32 }
```

prevent the data structures from being freed during the traversal, line 10 acquires a reference to the current hash table, and then line 11 obtains a reference to the bucket in this hash table corresponding to the key. Line 12 acquires that bucket's lock, which will prevent any concurrent resizing operation from distributing that bucket, though of course it will have no effect if the resizing operation has already distributed this bucket. Line 13 then checks to see if a concurrent resize operation has already distributed this bucket across the new hash table, and if not, line 14 returns with the selected hash bucket's lock held (and also within an RCU read-side critical section).

Otherwise, a concurrent resize operation has already distributed this bucket, so line 15 proceeds to the new hash table and line 16 selects the bucket corresponding to the key. Finally, line 17 acquires the bucket's lock and line 18 releases the lock for the old hash table's bucket. Once again, hashtab\_lock\_mod() exits within an RCU read-side critical section.

**Quick Quiz 10.9:** The code in Listing 10.10 and 10.11 computes the hash and executes the bucket-selection logic twice for updates! Why this blatant inefficiency? ■

The hashtab\_unlock\_mod() function releases the lock acquired by hashtab\_lock\_mod(). Line 28 picks

Listing 10.12: Resizable Hash-Table Access Functions

```
1 struct ht elem *
 2 hashtab_lookup(struct hashtab *htp_master,
 3
                  void *kev)
4 {
 5
    long b;
 6
     int i:
     struct ht *htp;
 8
     struct ht_elem *htep;
 9
     struct ht_bucket *htbp;
10
11
     htp = rcu_dereference(htp_master->ht_cur);
12
     htbp = ht_get_bucket(&htp, key, &b, &i);
13
     cds_list_for_each_entry_rcu(htep,
14
                                  &htbp->htb_head,
                                  hte_next[i]) {
15
16
       if (htp->ht_cmp(htp->ht_hash_private,
17
                       htep, key))
18
         return htep;
19
     }
    return NULL;
20
21 }
22
23 void
24 hashtab_add(struct hashtab *htp_master,
25
               struct ht_elem *htep)
26 {
27
     long b;
     int i:
29
     struct ht *htp;
30
     struct ht bucket *htbp:
31
32
     htp = rcu_dereference(htp_master->ht_cur);
33
     htbp = ht_get_bucket(&htp, htp->ht_getkey(htep),
34
                           &b, &i);
35
     cds_list_add_rcu(&htep->hte_next[i],
                      &htbp->htb_head);
36
37 }
38
39 void
40 hashtab del(struct hashtab *htp master,
41
               struct ht elem *htep)
42 {
43
     long b;
     int i:
44
     struct ht *htp;
45
     struct ht bucket *htbp:
46
47
     htp = rcu_dereference(htp_master->ht_cur);
48
49
     htbp = ht_get_bucket(&htp, htp->ht_getkey(htep),
50
                           &b. &i):
51
     cds_list_del_rcu(&htep->hte_next[i]);
52
```

up the current hash table, and then line 29 invokes ht\_get\_bucket() in order to gain a reference to the bucket that corresponds to the key—and of course this bucket might well be in a new hash table. Line 30 releases the bucket's lock and finally line 31 exits the RCU read-side critical section.

Quick Quiz 10.10: Suppose that one thread is inserting an element into the new hash table during a resize operation. What prevents this insertion from being lost due to a subsequent resize operation completing before the insertion does? ■

Now that we have bucket selection and concurrency

control in place, we are ready to search and update our resizable hash table. The hashtab\_lookup(), hashtab\_add(), and hashtab\_del() functions shown in Listing 10.12.

The hashtab\_lookup() function on lines 1-21 of the figure does hash lookups. Line 11 fetches the current hash table and line 12 obtains a reference to the bucket corresponding to the specified key. This bucket will be located in a new resized hash table when a resize operation has progressed past the bucket in the old hash table that contained the desired data element. Note that line 12 also passes back the index that will be used to select the correct set of pointers from the pair in each element. The loop spanning lines 13-19 searches the bucket, so that if line 16 detects a match, line 18 returns a pointer to the enclosing data element. Otherwise, if there is no match, line 20 returns NULL to indicate failure.

Quick Quiz 10.11: In the hashtab\_lookup() function in Listing 10.12, the code carefully finds the right bucket in the new hash table if the element to be looked up has already been distributed by a concurrent resize operation. This seems wasteful for RCU-protected lookups. Why not just stick with the old hash table in this case?

The hashtab\_add() function on lines 23-37 of the figure adds new data elements to the hash table. Lines 32-34 obtain a pointer to the hash bucket corresponding to the key (and provide the index), as before, and line 35 adds the new element to the table. The caller is required to handle concurrency, for example, by invoking hashtab\_lock\_mod() before the call to hashtab\_add() and invoking hashtab\_unlock\_mod() afterwards. These two concurrency-control functions will correctly synchronize with a concurrent resize operation: If the resize operation has already progressed beyond the bucket that this data element would have been added to, then the element is added to the new table.

The hashtab\_del() function on lines 39-52 of the figure removes an existing element from the hash table. Lines 48-50 provide the bucket and index as before, and line 51 removes the specified element. As with hashtab\_add(), the caller is responsible for concurrency control and this concurrency control suffices for synchronizing with a concurrent resize operation.

Quick Quiz 10.12: The hashtab\_del() function in Listing 10.12 does not always remove the element from the old hash table. Doesn't this mean that readers might access this newly removed element after it has been freed?

The actual resizing itself is carried out by hashtab\_

Listing 10.13: Resizable Hash-Table Resizing

```
1 int hashtab_resize(struct hashtab *htp_master,
                      unsigned long nbuckets, void *hash_private,
3
                      int (*cmp)(void *hash_private, struct ht_elem *htep, void *key),
4
                      long (*gethash)(void *hash_private, void *key),
5
                      void *(*getkey)(struct ht elem *htep))
6 {
     struct ht *htp;
8
    struct ht *htp_new;
9
    int idx;
11
     struct ht_elem *htep;
     struct ht_bucket *htbp;
13
     struct ht_bucket *htbp_new;
     unsigned long hash;
15
     long b;
17
     if (!spin_trylock(&htp_master->ht_lock))
      return -EBUSY;
18
     htp = htp_master->ht_cur;
     htp_new = ht_alloc(nbuckets,
21
                        hash_private ? hash_private : htp->ht_hash_private,
22
                        cmp ? cmp : htp->ht_cmp,
23
                        gethash ? gethash : htp->ht_gethash,
24
                        getkey ? getkey : htp->ht_getkey);
25
     if (htp_new == NULL) {
       spin_unlock(&htp_master->ht_lock);
26
27
      return -ENOMEM;
28
29
    htp->ht new = htp new;
30
     synchronize rcu():
31
     idx = htp->ht idx;
     htp_new->ht_idx = !idx;
32
     for (i = 0; i < htp->ht_nbuckets; i++) {
33
      htbp = &htp->ht_bkt[i];
34
       spin_lock(&htbp->htb_lock);
35
36
      htp->ht resize cur = i:
       cds_list_for_each_entry(htep, &htbp->htb_head, hte_next[idx]) {
37
38
        htbp_new = ht_get_bucket_single(htp_new, htp_new->ht_getkey(htep), &b);
         spin_lock(&htbp_new->htb_lock);
39
40
         cds_list_add_rcu(&htep->hte_next[!idx], &htbp_new->htb_head);
         spin_unlock(&htbp_new->htb_lock);
41
42
43
      spin_unlock(&htbp->htb_lock);
44
45
     rcu_assign_pointer(htp_master->ht_cur, htp_new);
46
     synchronize_rcu();
47
     spin_unlock(&htp_master->ht_lock);
48
     free(htp);
49
     return 0;
50 }
```

resize, shown in Listing 10.13 on page 163. Line 17 conditionally acquires the top-level <code>->ht\_lock</code>, and if this acquisition fails, line 18 returns <code>-EBUSY</code> to indicate that a resize is already in progress. Otherwise, line 19 picks up a reference to the current hash table, and lines 21-24 allocate a new hash table of the desired size. If a new set of hash/key functions have been specified, these are used for the new table, otherwise those of the old table are preserved. If line 25 detects memory-allocation failure, line 26 releases <code>->ht\_lock</code> and line 27 returns a failure indication.

Line 29 starts the bucket-distribution process by installing a reference to the new table into the ->ht\_new

field of the old table. Line 30 ensures that all readers who are not aware of the new table complete before the resize operation continues. Line 31 picks up the current table's index and stores its inverse to the new hash table, thus ensuring that the two hash tables avoid overwriting each other's linked lists.

Each pass through the loop spanning lines 33-44 distributes the contents of one of the old hash table's buckets into the new hash table. Line 34 picks up a reference to the old table's current bucket, line 35 acquires that bucket's spinlock, and line 36 updates ->ht\_resize\_cur to indicate that this bucket is being distributed.

Quick Quiz 10.13: In the hashtab\_resize() func-




Figure 10.17: Overhead of Resizing Hash Tables

tion in Listing 10.12, what guarantees that the update to ->ht\_new on line 29 will be seen as happening before the update to ->ht\_resize\_cur on line 36 from the perspective of hashtab\_lookup(), hashtab\_add(), and hashtab\_del()?

Each pass through the loop spanning lines 37-42 adds one data element from the current old-table bucket to the corresponding new-table bucket, holding the new-table bucket's lock during the add operation. Finally, line 43 releases the old-table bucket lock.

Execution reaches line 45 once all old-table buckets have been distributed across the new table. Line 45 installs the newly created table as the current one, and line 46 waits for all old readers (who might still be referencing the old table) to complete. Then line 47 releases the resize-serialization lock, line 48 frees the old hash table, and finally line 48 returns success.

### 10.4.3 Resizable Hash Table Discussion

Figure 10.17 compares resizing hash tables to their fixed-sized counterparts for 2048, 16,384, and 131,072 elements in the hash table. The figure shows three traces for each element count, one for a fixed-size 1024-bucket hash table, another for a fixed-size 2048-bucket hash table, and a third for a resizable hash table that shifts back and forth between 1024 and 2048 buckets, with a one-millisecond pause between each resize operation.

The uppermost three traces are for the 2048-element hash table. The upper trace corresponds to the 2048-bucket fixed-size hash table, the middle trace to the 1024-bucket fixed-size hash table, and the lower trace to the resizable hash table. In this case, the short hash chains

cause normal lookup overhead to be so low that the overhead of resizing dominates. Nevertheless, the larger fixed-size hash table has a significant performance advantage, so that resizing can be quite beneficial, at least given sufficient time between resizing operations: One millisecond is clearly too short a time.

The middle three traces are for the 16,384-element hash table. Again, the upper trace corresponds to the 2048-bucket fixed-size hash table, but the middle trace now corresponds to the resizable hash table and the lower trace to the 1024-bucket fixed-size hash table. However, the performance difference between the resizable and the 1024-bucket hash table is quite small. One consequence of the eight-fold increase in number of elements (and thus also in hash-chain length) is that incessant resizing is now no worse than maintaining a too-small hash table.

The lower three traces are for the 131,072-element hash table. The upper trace corresponds to the 2048-bucket fixed-size hash table, the middle trace to the resizable hash table, and the lower trace to the 1024-bucket fixed-size hash table. In this case, longer hash chains result in higher lookup overhead, so that this lookup overhead dominates that of resizing the hash table. However, the performance of all three approaches at the 131,072-element level is more than an order of magnitude worse than that at the 2048-element level, suggesting that the best strategy would be a single 64-fold increase in hash-table size.

The key point from this data is that the RCU-protected resizable hash table performs and scales almost as well as does its fixed-size counterpart. The performance during an actual resize operation of course suffers somewhat due to the cache misses causes by the updates to each element's pointers, and this effect is most pronounced when the hash-tables bucket lists are short. This indicates that hash tables should be resized by substantial amounts, and that hysteresis should be be applied to prevent performance degradation due to too-frequent resize operations. In memory-rich environments, hash-table sizes should furthermore be increased much more aggressively than they are decreased.

Another key point is that although the hashtab structure is non-partitionable, it is also read-mostly, which suggests the use of RCU. Given that the performance and scalability of this resizable hash table is very nearly that of RCU-protected fixed-sized hash tables, we must conclude that this approach was quite successful.

Finally, it is important to note that insertions, deletions, and lookups can proceed concurrently with a resize operation. This concurrency is critically important when

resizing large hash tables, especially for applications that must meet severe response-time constraints.

Of course, the ht\_elem structure's pair of pointer sets does impose some memory overhead, which is taken up in the next section.

### 10.4.4 Other Resizable Hash Tables

One shortcoming of the resizable hash table described earlier in this section is memory consumption. Each data element has two pairs of linked-list pointers rather than just one. Is it possible to create an RCU-protected resizable hash table that makes do with just one pair?

It turns out that the answer is "yes". Josh Triplett et al. [TMW11] produced a *relativistic hash table* that incrementally splits and combines corresponding hash chains so that readers always see valid hash chains at all points during the resizing operation. This incremental splitting and combining relies on the fact that it is harmless for a reader to see a data element that should be in some other hash chain: When this happens, the reader will simply ignore the extraneous data element due to key mismatches.

The process of shrinking a relativistic hash table by a factor of two is shown in Figure 10.18, in this case shrinking a two-bucket hash table into a one-bucket hash table, otherwise known as a linear list. This process works by coalescing pairs of buckets in the old larger hash table into single buckets in the new smaller hash table. For this process to work correctly, we clearly need to constrain the hash functions for the two tables. One such constraint is to use the same underlying hash function for both tables, but to throw out the low-order bit when shrinking from large to small. For example, the old two-bucket hash table would use the two top bits of the value, while the new one-bucket hash table could use the top bit of the value. In this way, a given pair of adjacent even and odd buckets in the old large hash table can be coalesced into a single bucket in the new small hash table, while still having a single hash value cover all of the elements in that single bucket.

The initial state is shown at the top of the figure, with time advancing from top to bottom, starting with initial state (a). The shrinking process begins by allocating the new smaller array of buckets, and having each bucket of this new smaller array reference the first element of one of the buckets of the corresponding pair in the old large hash table, resulting in state (b).

Then the two hash chains are linked together, resulting in state (c). In this state, readers looking up an even-




Figure 10.18: Shrinking a Relativistic Hash Table

numbered element see no change, and readers looking up elements 1 and 3 likewise see no change. However, readers looking up some other odd number will also traverse elements 0 and 2. This is harmless because any odd number will compare not-equal to these two elements. There is some performance loss, but on the other hand, this is exactly the same performance loss that will be experienced once the new small hash table is fully in place.

Next, the new small hash table is made accessible to readers, resulting in state (d). Note that older readers might still be traversing the old large hash table, so in this state both hash tables are in use.

The next step is to wait for all pre-existing readers to complete, resulting in state (e). In this state, all readers are using the new small hash table, so that the old large hash table's buckets may be freed, resulting in the final state (f).

Growing a relativistic hash table reverses the shrinking process, but requires more grace-period steps, as shown in Figure 10.19. The initial state (a) is at the top of this




Figure 10.19: Growing a Relativistic Hash Table

figure, with time advancing from top to bottom.

We start by allocating the new large two-bucket hash table, resulting in state (b). Note that each of these new buckets references the first element destined for that bucket. These new buckets are published to readers, resulting in state (c). After a grace-period operation, all readers are using the new large hash table, resulting in state (d). In this state, only those readers traversing the even-values hash bucket traverse element 0, which is therefore now colored white.

At this point, the old small hash buckets may be freed, although many implementations use these old buckets to track progress "unzipping" the list of items into their respective new buckets. The last even-numbered element in the first consecutive run of such elements now has its pointer-to-next updated to reference the following even-numbered element. After a subsequent grace-period oper-

ation, the result is state (e). The vertical arrow indicates the next element to be unzipped, and element 1 is now colored black to indicate that only those readers traversing the odd-values hash bucket may reach it.

Next, the last odd-numbered element in the first consecutive run of such elements now has its pointer-to-next updated to reference the following odd-numbered element. After a subsequent grace-period operation, the result is state (f). A final unzipping operation (including a grace-period operation) results in the final state (g).

In short, the relativistic hash table reduces the number of per-element list pointers at the expense of additional grace periods incurred during resizing. These additional grace periods are usually not a problem because insertions, deletions, and lookups may proceed concurrently with a resize operation.

It turns out that it is possible to reduce the per-element memory overhead from a pair of pointers to a single pointer, while still retaining O(1) deletions. This is accomplished by augmenting split-order list [SS06] with RCU protection [Des09b, MDJ13a]. The data elements in the hash table are arranged into a single sorted linked list, with each hash bucket referencing the first element in that bucket. Elements are deleted by setting low-order bits in their pointer-to-next fields, and these elements are removed from the list by later traversals that encounter them.

This RCU-protected split-order list is complex, but offers lock-free progress guarantees for all insertion, deletion, and lookup operations. Such guarantees can be important in real-time applications. An implementation is available from recent versions of the userspace RCU library [Des09b].

## 10.5 Other Data Structures

The preceding sections have focused on data structures that enhance concurrency due to partitionability (Section 10.2), efficient handling of read-mostly access patterns (Section 10.3), or application of read-mostly techniques to avoid non-partitionability (Section 10.4). This section gives a brief review of other data structures.

One of the hash table's greatest advantages for parallel use is that it is fully partitionable, at least while not being resized. One way of preserving the partitionability and the size independence is to use a radix tree, which is also called a trie. Tries partition the search key, using each successive key partition to traverse the next level of the trie. As such, a trie can be thought of as a set of nested

hash tables, thus providing the required partitionability. One disadvantage of tries is that a sparse key space can result in inefficient use of memory. There are a number of compression techniques that may be used to work around this disadvantage, including hashing the key value to a smaller keyspace before the traversal [ON06]. Radix trees are heavily used in practice, including in the Linux kernel [Pig06].

One important special case of both a hash table and a trie is what is perhaps the oldest of data structures, the array and its multi-dimensional counterpart, the matrix. The fully partitionable nature of matrices is exploited heavily in concurrent numerical algorithms.

Self-balancing trees are heavily used in sequential code, with AVL trees and red-black trees being perhaps the most well-known examples [CLRS01]. Early attempts to parallelize AVL trees were complex and not necessarily all that efficient [Ell80], however, more recent work on red-black trees provides better performance and scalability by using RCU for readers and hashed arrays of locks<sup>1</sup> to protect reads and updates, respectively [HW11, HW13]. It turns out that red-black trees rebalance aggressively, which works well for sequential programs, but not necessarily so well for parallel use. Recent work has therefore made use of RCU-protected "bonsai trees" that rebalance less aggressively [CKZ12], trading off optimal tree depth to gain more efficient concurrent updates.

Concurrent skip lists lend themselves well to RCU readers, and in fact represents an early academic use of a technique resembling RCU [Pug90].

Concurrent double-ended queues were discussed in Section 6.1.2, and concurrent stacks and queues have a long history [Tre86], though not normally the most impressive performance or scalability. They are nevertheless a common feature of concurrent libraries [MDJ13b]. Researchers have recently proposed relaxing the ordering constraints of stacks and queues [Sha11], with some work indicating that relaxed-ordered queues actually have better ordering properties than do strict FIFO queues [HKLP12, KLP12, HHK+13].

It seems likely that continued work with concurrent data structures will produce novel algorithms with surprising properties.

## 10.6 Micro-Optimization

The data structures shown in this section were coded straightforwardly, with no adaptation to the underlying system's cache hierarchy. In addition, many of the implementations used pointers to functions for key-to-hash conversions and other frequent operations. Although this approach provides simplicity and portability, in many cases it does give up some performance.

The following sections touch on specialization, memory conservation, and hardware considerations. Please do not mistake these short sections for a definitive treatise on this subject. Whole books have been written on optimizing to a specific CPU, let alone to the set of CPU families in common use today.

## 10.6.1 Specialization

The resizable hash table presented in Section 10.4 used an opaque type for the key. This allows great flexibility, permitting any sort of key to be used, but it also incurs significant overhead due to the calls via of pointers to functions. Now, modern hardware uses sophisticated branch-prediction techniques to minimize this overhead, but on the other hand, real-world software is often larger than can be accommodated even by today's large hardware branch-prediction tables. This is especially the case for calls via pointers, in which case the branch prediction hardware must record a pointer in addition to branch-taken/branch-not-taken information.

This overhead can be eliminated by specializing a hash-table implementation to a given key type and hash function. Doing so eliminates the <code>->ht\_cmp()</code>, <code>->ht\_gethash()</code>, and <code>->ht\_getkey()</code> function pointers in the ht structure shown in Listing 10.9 on page 160. It also eliminates the corresponding calls through these pointers, which could allow the compiler to inline the resulting fixed functions, eliminating not only the overhead of the call instruction, but the argument marshalling as well.

In addition, the resizable hash table is designed to fit an API that segregates bucket selection from concurrency control. Although this allows a single torture test to exercise all the hash-table implementations in this chapter, it also means that many operations must compute the hash and interact with possible resize operations twice rather than just once. In a performance-conscious environment, the hashtab\_lock\_mod() function would also return a reference to the bucket selected, eliminating the subsequent call to ht\_get\_bucket().

Quick Quiz 10.14: Couldn't the hashtorture.h

<sup>&</sup>lt;sup>1</sup> In the guise of swissTM [DFGG11], which is a variant of software transactional memory in which the developer flags non-shared accesses.

code be modified to accommodate a version of hashtab\_ lock\_mod() that subsumes the ht\_get\_bucket() functionality?

**Quick Quiz 10.15:** How much do these specializations really save? Are they really worth it? ■

All that aside, one of the great benefits of modern hardware compared to that available when I first started learning to program back in the early 1970s is that much less specialization is required. This allows much greater productivity than was possible back in the days of four-kilobyte address spaces.

## 10.6.2 Bits and Bytes

The hash tables discussed in this chapter made almost no attempt to conserve memory. For example, the ->ht\_idx field in the ht structure in Listing 10.9 on page 160 always has a value of either zero or one, yet takes up a full 32 bits of memory. It could be eliminated, for example, by stealing a bit from the ->ht\_resize\_key field. This works because the ->ht\_resize\_key field is large enough to address every byte of memory and the ht\_bucket structure is more than one byte long, so that the ->ht\_resize\_key field must have several bits to spare.

This sort of bit-packing trick is frequently used in data structures that are highly replicated, as is the page structure in the Linux kernel. However, the resizable hash table's ht structure is not all that highly replicated. It is instead the ht\_bucket structures we should focus on. There are two major opportunities for shrinking the ht\_bucket structure: (1) Placing the ->htb\_lock field in a low-order bit of one of the ->htb\_head pointers and (2) Reducing the number of pointers required.

The first opportunity might make use of bit-spinlocks in the Linux kernel, which are provided by the include/linux/bit\_spinlock.h header file. These are used in space-critical data structures in the Linux kernel, but are not without their disadvantages:

- 1. They are significantly slower than the traditional spinlock primitives.
- 2. They cannot participate in the lockdep deadlock detection tooling in the Linux kernel [Cor06a].
- 3. They do not record lock ownership, further complicating debugging.
- 4. They do not participate in priority boosting in -rt kernels, which means that preemption must be dis-

Listing 10.14: Alignment for 64-Byte Cache Lines

```
1 struct hash_elem {
2  struct ht_elem e;
3  long __attribute__ ((aligned(64))) counter;
4 };
```

abled when holding bit spinlocks, which can degrade real-time latency.

Despite these disadvantages, bit-spinlocks are extremely useful when memory is at a premium.

One aspect of the second opportunity was covered in Section 10.4.4, which presented resizable hash tables that require only one set of bucket-list pointers in place of the pair of sets required by the resizable hash table presented in Section 10.4. Another approach would be to use singly linked bucket lists in place of the doubly linked lists used in this chapter. One downside of this approach is that deletion would then require additional overhead, either by marking the outgoing pointer for later removal or by searching the bucket list for the element being deleted.

In short, there is a tradeoff between minimal memory overhead on the one hand, and performance and simplicity on the other. Fortunately, the relatively large memories available on modern systems have allowed us to prioritize performance and simplicity over memory overhead. However, even with today's large-memory systems<sup>2</sup> it is sometime necessary to take extreme measures to reduce memory overhead.

### **10.6.3** Hardware Considerations

Modern computers typically move data between CPUs and main memory in fixed-sized blocks that range in size from 32 bytes to 256 bytes. These blocks are called *cache lines*, and are extremely important to high performance and scalability, as was discussed in Section 3.2. One timeworn way to kill both performance and scalability is to place incompatible variables into the same cacheline. For example, suppose that a resizable hash table data element had the ht\_elem structure in the same cacheline as a counter that was incremented quite frequently. The frequent incrementing would cause the cacheline to be present at the CPU doing the incrementing, but nowhere else. If other CPUs attempted to traverse the hash bucket list containing that element, they would incur expensive cache misses, degrading both performance and scalability.

One way to solve this problem on systems with 64byte cache line is shown in Listing 10.14. Here GCC's

<sup>&</sup>lt;sup>2</sup> Smartphones with gigabytes of memory, anyone?

aligned attribute is used to force the ->counter and the ht\_elem structure into separate cache lines. This would allow CPUs to traverse the hash bucket list at full speed despite the frequent incrementing.

Of course, this raises the question "How did we know that cache lines are 64 bytes in size?" On a Linux system, this information may be obtained from the /sys/devices/system/cpu/cpu\*/cache/ directories, and it is even possible to make the installation process rebuild the application to accommodate the system's hardware structure. However, this would be more difficult if you wanted your application to also run on non-Linux systems. Furthermore, even if you were content to run only on Linux, such a self-modifying installation poses validation challenges.

Fortunately, there are some rules of thumb that work reasonably well in practice, which were gathered into a 1995 paper [GKPS95].<sup>3</sup> The first group of rules involve rearranging structures to accommodate cache geometry:

- 1. Separate read-mostly data from data that is frequently updated. For example, place read-mostly data at the beginning of the structure and frequently updated data at the end. Where possible, place data that is rarely accessed in between.
- 2. If the structure has groups of fields such that each group is updated by an independent code path, separate these groups from each other. Again, it can make sense to place data that is rarely accessed between the groups. In some cases, it might also make sense to place each such group into a separate structure referenced by the original structure.
- 3. Where possible, associate update-mostly data with a CPU, thread, or task. We saw several very effective examples of this rule of thumb in the counter implementations in Chapter 5.
- 4. In fact, where possible, you should partition your data on a per-CPU, per-thread, or per-task basis, as was discussed in Chapter 8.

There has recently been some work towards automated trace-based rearrangement of structure fields [GDZE10]. This work might well ease one of the more painstaking tasks required to get excellent performance and scalability from multithreaded software.

An additional set of rules of thumb deal with locks:

- 1. Given a heavily contended lock protecting data that is frequently modified, take one of the following approaches:
  - (a) Place the lock in a different cacheline than the data that it protects.
  - (b) Use a lock that is adapted for high contention, such as a queued lock.
  - (c) Redesign to reduce lock contention. (This approach is best, but can require quite a bit of work.)
- 2. Place uncontended locks into the same cache line as the data that they protect. This approach means that the cache miss that brought the lock to the current CPU also brought its data.
- Protect read-mostly data with RCU, or, if RCU cannot be used and the critical sections are of very long duration, reader-writer locks.

Of course, these are rules of thumb rather than absolute rules. Some experimentation is required to work out which are most applicable to your particular situation.

# 10.7 Summary

This chapter has focused primarily on hash tables, including resizable hash tables, which are not fully partitionable. Section 10.5 gave a quick overview of a few non-hashtable data structures. Nevertheless, this exposition of hash tables is an excellent introduction to the many issues surrounding high-performance scalable data access, including:

- 1. Fully partitioned data structures work well on small systems, for example, single-socket systems.
- 2. Larger systems require locality of reference as well as full partitioning.
- 3. Read-mostly techniques, such as hazard pointers and RCU, provide good locality of reference for read-mostly workloads, and thus provide excellent performance and scalability even on larger systems.
- Read-mostly techniques also work well on some types of non-partitionable data structures, such as resizable hash tables.

 $<sup>^3</sup>$  A number of these rules are paraphrased and expanded on here with permission from Orran Krieger.

- 5. Additional performance and scalability can be obtained by specializing the data structure to a specific workload, for example, by replacing a general key with a 32-bit integer.
- 6. Although requirements for portability and for extreme performance often conflict, there are some data-structure-layout techniques that can strike a good balance between these two sets of requirements.

That said, performance and scalability is of little use without reliability, so the next chapter covers validation.

**Chapter 11** 

Unknown

# Validation

I have had a few parallel programs work the first time, but that is only because I have written a large number parallel programs over the past two decades. And I have had far more parallel programs that fooled me into thinking that they were working correctly the first time than actually were working the first time.

I have therefore had great need of validation for my parallel programs. The basic trick behind parallel validation, as with other software validation, is to realize that the computer knows what is wrong. It is therefore your job to force it to tell you. This chapter can therefore be thought of as a short course in machine interrogation.<sup>1</sup>

A longer course may be found in many recent books on validation, as well as at least one rather old but quite worthwhile one [Mye79]. Validation is an extremely important topic that cuts across all forms of software, and is therefore worth intensive study in its own right. However, this book is primarily about concurrency, so this chapter will necessarily do little more than scratch the surface of this critically important topic.

Section 11.1 introduces the philosophy of debugging. Section 11.2 discusses tracing, Section 11.3 discusses assertions, and Section 11.4 discusses static analysis. Section 11.5 describes some unconventional approaches to code review that can be helpful when the fabled 10,000 eyes happen not to be looking at your code. Section 11.6 overviews the use of probability for validating parallel software. Because performance and scalability are first-class requirements for parallel programming, Section 11.7 covers these topics. Finally, Section 11.8 gives a fanciful summary and a short list of statistical traps to avoid.

But never forget that the two best debugging tools are a solid design and a good night's sleep!

# 11.1 Introduction

Section 11.1.1 discusses the sources of bugs, and Section 11.1.2 overviews the mindset required when validating software. Section 11.1.3 discusses when you should start validation, and Section 11.1.4 describes the surprisingly effective open-source regimen of code review and community testing.

# 11.1.1 Where Do Bugs Come From?

Bugs come from developers. The basic problem is that the human brain did not evolve with computer software in mind. Instead, the human brain evolved in concert with other human brains and with animal brains. Because of this history, the following three characteristics of computers often come as a shock to human intuition:

- Computers typically lack common sense, despite decades of research sacrificed at the altar of artificial intelligence.
- Computers generally fail to understand user intent, or more formally, computers generally lack a theory of mind.
- Computers usually cannot do anything useful with a fragmentary plan, instead requiring that each and every detail of each and every possible scenario be spelled out in full.

The first two points should be uncontroversial, as they are illustrated by any number of failed products, perhaps most famously Clippy and Microsoft Bob. By attempting to relate to users as people, these two products raised common-sense and theory-of-mind expectations that they proved incapable of meeting. Perhaps the set of software

<sup>&</sup>lt;sup>1</sup> But you can leave the thumbscrews and waterboards at home. This chapter covers much more sophisticated and effective methods, especially given that most computer systems neither feel pain nor fear drowning. At least as far as we know.

172 CHAPTER 11. VALIDATION

assistants that have recently started appearing on smartphones will fare better. That said, the developers working on them by all accounts still develop the old way: The assistants might well benefit end users, but not so much their own developers.

This human love of fragmentary plans deserves more explanation, especially given that it is a classic two-edged sword. This love of fragmentary plans is apparently due to the assumption that the person carrying out the plan will have (1) common sense and (2) a good understanding of the intent behind the plan. This latter assumption is especially likely to hold in the common case where the person doing the planning and the person carrying out the plan are one and the same: In this case, the plan will be revised almost subconsciously as obstacles arise. Therefore, the love of fragmentary plans has served human beings well, in part because it is better to take random actions that have a high probability of locating food than to starve to death while attempting to plan the unplannable. However, the past usefulness of fragmentary plans in everyday life is no guarantee of their future usefulness in stored-program computers.

Furthermore, the need to follow fragmentary plans has had important effects on the human psyche, due to the fact that throughout much of human history, life was often difficult and dangerous. It should come as no surprise that executing a fragmentary plan that has a high probability of a violent encounter with sharp teeth and claws requires almost insane levels of optimism—a level of optimism that actually is present in most human beings. These insane levels of optimism extend to self-assessments of programming ability, as evidenced by the effectiveness of (and the controversy over) interviewing techniques involving coding trivial programs [Bra07]. In fact, the clinical term for a human being with less-than-insane levels of optimism is "clinically depressed." Such people usually have extreme difficulty functioning in their daily lives, underscoring the perhaps counter-intuitive importance of insane levels of optimism to a normal, healthy life. If you are not insanely optimistic, you are less likely to start a difficult but worthwhile project.<sup>2</sup>

**Quick Quiz 11.1:** When in computing is the willingness to follow a fragmentary plan critically important?

An important special case is the project that, while valuable, is not valuable enough to justify the time required to implement it. This special case is quite common, and one early symptom is the unwillingness of the decisionmakers to invest enough to actually implement the project. A natural reaction is for the developers to produce an unrealistically optimistic estimate in order to be permitted to start the project. If the organization (be it open source or proprietary) is strong enough, it might survive the resulting schedule slips and budget overruns, so that the project might see the light of day. However, if the organization is not strong enough and if the decision-makers fail to cancel the project as soon as it becomes clear that the estimates are garbage, then the project might well kill the organization. This might result in another organization picking up the project and either completing it, cancelling it, or being killed by it. A given project might well succeed only after killing several organizations. One can only hope that the organization that eventually makes a success of a serial-organization-killer project manages maintains a suitable level of humility, lest it be killed by the next project.

Important though insane levels of optimism might be, they are a key source of bugs (and perhaps failure of organizations). The question is therefore "How to maintain the optimism required to start a large project while at the same time injecting enough reality to keep the bugs down to a dull roar?" The next section examines this conundrum.

## 11.1.2 Required Mindset

When carrying out any validation effort, you should keep the following definitions in mind:

- 1. The only bug-free programs are trivial programs.
- 2. A reliable program has no known bugs.

From these definitions, it logically follows that any reliable non-trivial program contains at least one bug that you do not know about. Therefore, any validation effort undertaken on a non-trivial program that fails to find any bugs is itself a failure. A good validation is therefore an exercise in destruction. This means that if you are the type of person who enjoys breaking things, validation is just the right type of job for you.

**Quick Quiz 11.2:** Suppose that you are writing a script that processes the output of the time command, which looks as follows:

<sup>&</sup>lt;sup>2</sup> There are some famous exceptions to this rule of thumb. One set of exceptions is people who take on difficult or risky projects in order to make at least a temporary escape from their depression. Another set is people who have nothing to lose: the project is literally a matter of life or death.

11.1. INTRODUCTION 173

real 0m0.132s user 0m0.040s sys 0m0.008s

The script is required to check its input for errors, and to give appropriate diagnostics if fed erroneous time output. What test inputs should you provide to this program to test it for use with time output generated by single-threaded programs?

But perhaps you are a super-programmer whose code is always perfect the first time every time. If so, congratulations! Feel free to skip this chapter, but I do hope that you will forgive my skepticism. You see, I have met far more people who claimed to be able to write perfect code the first time than I have people who were actually capable of carrying out this feat, which is not too surprising given the previous discussion of optimism and over-confidence. And even if you really are a super-programmer, you just might find yourself debugging lesser mortals' work.

One approach for the rest of us is to alternate between our normal state of insane optimism (Sure, I can program that!) and severe pessimism (It seems to work, but I just know that there have to be more bugs hiding in there somewhere!). It helps if you enjoy breaking things. If you don't, or if your joy in breaking things is limited to breaking *other* people's things, find someone who does love breaking your code and get them to help you test it.

Another helpful frame of mind is to hate it when other people find bugs in your code. This hatred can help motivate you to torture your code beyond reason in order to increase the probability that you find the bugs rather than someone else.

One final frame of mind is to consider the possibility that someone's life depends on your code being correct. This can also motivate you to torture your code into revealing the whereabouts of its bugs.

This wide variety of frames of mind opens the door to the possibility of multiple people with different frames of mind contributing to the project, with varying levels of optimism. This can work well, if properly organized.

Some people might see vigorous validation as a form of torture, as depicted in Figure 11.1.<sup>3</sup> Such people might do well to remind themselves that, Tux cartoons aside, they are really torturing an inanimate object, as shown in Figure 11.2. In addition, rest assured that those who fail to torture their code are doomed to be tortured by it.




Figure 11.1: Validation and the Geneva Convention



Figure 11.2: Rationalizing Validation

However, this leaves open the question of exactly when during the project lifetime validation should start, a topic taken up by the next section.

## 11.1.3 When Should Validation Start?

Validation should start at the same time that the project starts.

To see this, consider that tracking down a bug is much harder in a large program than in a small one. Therefore, to minimize the time and effort required to track down bugs, you should test small units of code. Although you won't find all the bugs this way, you will find a substantial fraction, and it will be much easier to find and fix the ones you do find. Testing at this level can also alert you to

<sup>&</sup>lt;sup>3</sup> More cynical people might question whether these people are instead merely afraid that validation will find bugs that they will then be expected to fix.

larger flaws in your overall design, minimizing the time you waste writing code that is quite literally broken by design.

But why wait until you have code before validating your design?<sup>4</sup> Hopefully reading Chapters 3 and 4 provided you with the information required to avoid some regrettably common design flaws, but discussing your design with a colleague or even simply writing it down can help flush out additional flaws.

However, it is all too often the case that waiting to start validation until you have a design is waiting too long. Mightn't your natural level of optimism caused you to start the design before you fully understood the requirements? The answer to this question will almost always be "yes". One good way to avoid flawed requirements is to get to know your users. To really serve them well, you will have to live among them.

**Quick Quiz 11.3:** You are asking me to do all this validation BS before I even start coding??? That sounds like a great way to never get started!!! ■

First-of-a-kind projects require different approaches to validation, for example, rapid prototyping. Here, the main goal of the first few prototypes is to learn how the project should be implemented, not so much to create a correct implementation on the first try. However, it is important to keep in mind that you should not omit validation, but rather take a radically different approach to it.

Now that we have established that you should start validation when you start the project, the following sections cover a number of validation techniques and methods that have proven their worth.

## 11.1.4 The Open Source Way

The open-source programming methodology has proven quite effective, and includes a regimen of intense code review and testing.

I can personally attest to the effectiveness of the opensource community's intense code review. One of the first patches I prepared for the Linux kernel involved a distributed filesystem where a user on one node writes to a given file at a location that a user on another node has mapped into memory. In this case, it is necessary to invalidate the affected pages from the mapping in order to allow the filesystem to maintain coherence during the write operation. I coded up a first attempt at a patch, and, in keeping with the open-source maxim "post early, post often", I posted the patch. I then considered how I was going to test it.

But before I could even decide on an overall test strategy, I got a reply to my posting pointing out a few bugs. I fixed the bugs and reposted the patch, and returned to thinking out my test strategy. However, before I had a chance to write any test code, I received a reply to my reposted patch, pointing out more bugs. This process repeated itself many times, and I am not sure that I ever got a chance to actually test the patch.

This experience brought home the truth of the opensource saying: Given enough eyeballs, all bugs are shallow [Ray99].

However, when you post some code or a given patch, it is worth asking a few questions:

- 1. How many of those eyeballs are actually going to look at your code?
- 2. How many will be experienced and clever enough to actually find your bugs?
- 3. Exactly when are they going to look?

I was lucky: There was someone out there who wanted the functionality provided by my patch, who had long experience with distributed filesystems, and who looked at my patch almost immediately. If no one had looked at my patch, there would have been no review, and therefore no finding of bugs. If the people looking at my patch had lacked experience with distributed filesystems, it is unlikely that they would have found all the bugs. Had they waited months or even years to look, I likely would have forgotten how the patch was supposed to work, making it much more difficult to fix them.

However, we must not forget the second tenet of the open-source development, namely intensive testing. For example, a great many people test the Linux kernel. Some test patches as they are submitted, perhaps even yours. Others test the -next tree, which is helpful, but there is likely to be several weeks or even months delay between the time that you write the patch and the time that it appears in the -next tree, by which time the patch will not be quite as fresh in your mind. Still others test maintainer trees, which often have a similar time delay.

Quite a few people don't test code until it is committed to mainline, or the master source tree (Linus's tree in the case of the Linux kernel). If your maintainer won't accept your patch until it has been tested, this presents you with a deadlock situation: your patch won't be accepted until it

<sup>&</sup>lt;sup>4</sup> The old saying "First we must code, then we have incentive to think" notwithstanding.

11.2. TRACING 175

is tested, but it won't be tested until it is accepted. Nevertheless, people who test mainline code are still relatively aggressive, given that many people and organizations do not test code until it has been pulled into a Linux distro.

And even if someone does test your patch, there is no guarantee that they will be running the hardware and software configuration and workload required to locate your bugs.

Therefore, even when writing code for an open-source project, you need to be prepared to develop and run your own test suite. Test development is an underappreciated and very valuable skill, so be sure to take full advantage of any existing test suites available to you. Important as test development is, we will leave further discussion of it to books dedicated to that topic. The following sections therefore discuss locating bugs in your code given that you already have a good test suite.

# 11.2 Tracing

When all else fails, add a printk()! Or a printf(), if you are working with user-mode C-language applications.

The rationale is simple: If you cannot figure out how execution reached a given point in the code, sprinkle print statements earlier in the code to work out what happened. You can get a similar effect, and with more convenience and flexibility, by using a debugger such as gdb (for user applications) or kgdb (for debugging Linux kernels). Much more sophisticated tools exist, with some of the more recent offering the ability to rewind backwards in time from the point of failure.

These brute-force testing tools are all valuable, especially now that typical systems have more than 64K of memory and CPUs running faster than 4 MHz. Much has been written about these tools, so this chapter will add little more.

However, these tools all have a serious shortcoming when the job at hand is to convince a the fastpath of a high-performance parallel algorithm to tell you what is going wrong, namely, they often have excessive overheads. There are special tracing technologies for this purpose, which typically leverage data ownership techniques (see Chapter 8) to minimize the overhead of runtime data collection. One example within the Linux kernel is "trace events" [Ros10b, Ros10c, Ros10d, Ros10a], which uses per-CPU buffers to allow data to be collected with extremely low overhead. Even so, enabling tracing can sometimes change timing enough to hide bugs, resulting in *heisenbugs*, which are discussed in Section 11.6 and

especially Section 11.6.4. In userspace code, there is a huge number of tools that can help you. One good starting point is Brendan Gregg's blog.<sup>5</sup>

Even if you avoid heisenbugs, other pitfalls await you. For example, although the machine really does know all, what it knows is almost always way more than your head can hold. For this reason, high-quality test suites normally come with sophisticated scripts to analyze the voluminous output. But beware—scripts won't necessarily notice surprising things. My reutorture scripts are a case in point: Early versions of those scripts were quite satisfied with a test run in which RCU grace periods stalled indefinitely. This of course resulted in the scripts being modified to detect RCU grace-period stalls, but this does not change the fact that the scripts will only detects problems that I think to make them detect. But note well that unless you have a solid design, you won't know what your script should check for!

Another problem with tracing and especially with printk() calls is that their overhead is often too much for production use. In some such cases, assertions can be helpful.

# 11.3 Assertions

Assertions are usually implemented in the following manner:

```
1 if (something_bad_is_happening())
2 complain();
```

This pattern is often encapsulated into C-preprocessor macros or language intrinsics, for example, in the Linux kernel, this might be represented as WARN\_ON(something\_bad\_is\_happening()). Of course, if something\_bad\_is\_happening() quite frequently, the resulting output might obscure reports of other problems, in which case WARN\_ON\_ONCE(something\_bad\_is\_happening()) might be more appropriate.

Quick Quiz 11.4: How can you implement WARN\_ON\_ONCE()? ■

In parallel code, one especially bad something that might happen is that a function expecting to be called under a particular lock might be called without that lock being held. Such functions sometimes have header comments stating something like "The caller must hold foolock when calling this function", but such a comment does no good unless someone actually reads it. An exe-

<sup>5</sup> http://www.brendangregg.com/blog/

cutable statement like lock\_is\_held(&foo\_lock) carries far more weight.

The Linux kernel's lockdep facility [Cor06a, Ros11] takes this a step farther, reporting potential deadlocks as well as allowing functions to verify that the proper locks are held. Of course, this additional functionality incurs significant overhead, so that lockdep is not necessarily appropriate for production use.

So what can be done in cases where checking is necessary, but where the overhead of runtime checking cannot be tolerated? One approach is static analysis, which is discussed in the next section.

# 11.4 Static Analysis

Static analysis is a validation technique were one program takes a second program as input, reporting errors and vulnerabilities located in this second program. Interestingly enough, almost all programs are subjected to static analysis by their compilers or interpreters. These tools are of course far from perfect, but their ability to locate errors has improved immensely over the past few decades, in part because they now have much more than 64K bytes of memory in which to carry out their analysis.

The original UNIX lint tool [Joh77] was quite useful, though much of its functionality has since been incorporated into C compilers. There are nevertheless lint-like tools under development and in use to this day.

The sparse static analyzer [Cor04b] looks for higher-level issues in the Linux kernel, including:

- 1. Misuse of pointers to user-space structures.
- 2. Assignments from too-long constants.
- 3. Empty switch statements.
- 4. Mismatched lock acquisition and release primitives.
- 5. Misuse of per-CPU primitives.
- 6. Use of RCU primitives on non-RCU pointers and vice versa.

Although it is likely that compilers will continue to increase their static-analysis capabilities, the sparse static analyzer demonstrates the benefits of static analysis outside of the compiler, particularly for finding application-specific bugs.

## 11.5 Code Review

Various code-review activities are special cases of static analysis, but with human beings doing the analysis. This section covers inspection, walkthroughs, and selfinspection.

# 11.5.1 Inspection

Traditionally, formal code inspections take place in face-to-face meetings with formally defined roles: moderator, developer, and one or two other participants. The developer reads through the code, explaining what it is doing and why it works. The one or two other participants ask questions and raise issues, while the moderator's job is to resolve any conflicts and to take notes. This process can be extremely effective at locating bugs, particularly if all of the participants are familiar with the code at hand.

However, this face-to-face formal procedure does not necessarily work well in the global Linux kernel community, although it might work well via an IRC session. Instead, individuals review code separately and provide comments via email or IRC. The note-taking is provided by email archives or IRC logs, and moderators volunteer their services as appropriate. Give or take the occasional flamewar, this process also works reasonably well, particularly if all of the participants are familiar with the code at hand.<sup>6</sup>

It is quite likely that the Linux kernel community's review process is ripe for improvement:

- 1. There is sometimes a shortage of people with the time and expertise required to carry out an effective review.
- Even though all review discussions are archived, they are often "lost" in the sense that insights are forgotten and people often fail to look up the discussions. This can result in re-insertion of the same old bugs.
- 3. It is sometimes difficult to resolve flamewars when they do break out, especially when the combatants have disjoint goals, experience, and vocabulary.

When reviewing, therefore, it is worthwhile to review relevant documentation in commit logs, bug reports, and LWN articles.

<sup>&</sup>lt;sup>6</sup> That said, one advantage of the Linux kernel community approach over traditional formal inspections is the greater probability of contributions from people *not* familiar with the code, who therefore might not be blinded by the invalid assumptions harbored by those familiar with the code.

## 11.5.2 Walkthroughs

A traditional code walkthrough is similar to a formal inspection, except that the group "plays computer" with the code, driven by specific test cases. A typical walkthrough team has a moderator, a secretary (who records bugs found), a testing expert (who generates the test cases) and perhaps one to two others. These can be extremely effective, albeit also extremely time-consuming.

It has been some decades since I have participated in a formal walkthrough, and I suspect that a present-day walkthrough would use single-stepping debuggers. One could imagine a particularly sadistic procedure as follows:

- 1. The tester presents the test case.
- 2. The moderator starts the code under a debugger, using the specified test case as input.
- Before each statement is executed, the developer is required to predict the outcome of the statement and explain why this outcome is correct.
- 4. If the outcome differs from that predicted by the developer, this is taken as evidence of a potential bug.
- In parallel code, a "concurrency shark" asks what code might execute concurrently with this code, and why such concurrency is harmless.

Sadistic, certainly. Effective? Maybe. If the participants have a good understanding of the requirements, software tools, data structures, and algorithms, then walk-throughs can be extremely effective. If not, walkthroughs are often a waste of time.

### 11.5.3 Self-Inspection

Although developers are usually not all that effective at inspecting their own code, there are a number of situations where there is no reasonable alternative. For example, the developer might be the only person authorized to look at the code, other qualified developers might all be too busy, or the code in question might be sufficiently bizarre that the developer is unable to convince anyone else to take it seriously until after demonstrating a prototype. In these cases, the following procedure can be quite helpful, especially for complex parallel code:

1. Write design document with requirements, diagrams for data structures, and rationale for design choices.

- Consult with experts, update the design document as needed.
- 3. Write the code in pen on paper, correct errors as you go. Resist the temptation to refer to pre-existing nearly identical code sequences, instead, copy them.
- 4. If there were errors, copy the code in pen on fresh paper, correcting errors as you go. Repeat until the last two copies are identical.
- Produce proofs of correctness for any non-obvious code.
- 6. Where possible, test the code fragments from the bottom up.
- 7. When all the code is integrated, do full-up functional and stress testing.
- 8. Once the code passes all tests, write code-level documentation, perhaps as an extension to the design document discussed above.

When I faithfully follow this procedure for new RCU code, there are normally only a few bugs left at the end. With a few prominent (and embarrassing) exceptions [McK11a], I usually manage to locate these bugs before others do. That said, this is getting more difficult over time as the number and variety of Linux-kernel users increases.

**Quick Quiz 11.5:** Why would anyone bother copying existing code in pen on paper??? Doesn't that just increase the probability of transcription errors? ■

**Quick Quiz 11.6:** This procedure is ridiculously overengineered! How can you expect to get a reasonable amount of software written doing it this way??? ■

The above procedure works well for new code, but what if you need to inspect code that you have already written? You can of course apply the above procedure for old code in the special case where you wrote one to throw away [FPB79], but the following approach can also be helpful in less desperate circumstances:

- 1. Using your favorite documentation tool (LATEX, HTML, OpenOffice, or straight ASCII), describe the high-level design of the code in question. Use lots of diagrams to illustrate the data structures and how these structures are updated.
- Make a copy of the code, stripping away all comments.

- Document what the code does statement by statement
- 4. Fix bugs as you find them.


This works because describing the code in detail is an excellent way to spot bugs [Mye79]. Although this second procedure is also a good way to get your head around someone else's code, in many cases, the first step suffices.

Although review and inspection by others is probably more efficient and effective, the above procedures can be quite helpful in cases where for whatever reason it is not feasible to involve others.

At this point, you might be wondering how to write parallel code without having to do all this boring paperwork. Here are some time-tested ways of accomplishing this:

- 1. Write a sequential program that scales through use of available parallel library functions.
- Write sequential plug-ins for a parallel framework, such as map-reduce, BOINC, or a web-application server.
- 3. Do such a good job of parallel design that the problem is fully partitioned, then just implement sequential program(s) that run in parallel without communication.
- 4. Stick to one of the application areas (such as linear algebra) where tools can automatically decompose and parallelize the problem.
- 5. Make extremely disciplined use of parallel-programming primitives, so that the resulting code is easily seen to be correct. But beware: It is always tempting to break the rules "just a little bit" to gain better performance or scalability. Breaking the rules often results in general breakage. That is, unless you carefully do the paperwork described in this section.

But the sad fact is that even if you do the paperwork or use one of the above ways to more-or-less safely avoid paperwork, there will be bugs. If nothing else, more users and a greater variety of users will expose more bugs more quickly, especially if those users are doing things that the original developers did not consider. The next section describes how to handle the probabilistic bugs that occur all too commonly when validating parallel software.



**Figure 11.3:** Passed on Merits? Or Dumb Luck?

# 11.6 Probability and Heisenbugs

So your parallel program fails. Sometimes.

But you used techniques from the earlier sections to locate the problem and now have a fix in place! Congratulations!!!

Now the question is just how much testing is required in order to be certain that you actually fixed the bug, as opposed to just reducing the probability of it occurring on the one hand, having fixed only one of several related bugs on the other hand, or made some ineffectual unrelated change on yet a third hand. In short, what is the answer to the eternal question posed by Figure 11.3?

Unfortunately, the honest answer is that an infinite amount of testing is required to attain absolute certainty.

Quick Quiz 11.7: Suppose that you had a very large number of systems at your disposal. For example, at current cloud prices, you can purchase a huge amount of CPU time at a reasonably low cost. Why not use this approach to get close enough to certainty for all practical purposes?

But suppose that we are willing to give up absolute certainty in favor of high probability. Then we can bring powerful statistical tools to bear on this problem. However, this section will focus on simple statistical tools. These tools are extremely helpful, but please note that reading this section not a substitute for taking a good set of statistics classes.<sup>7</sup>

Which I most highly recommend. The few statistics courses I have taken have provided value way out of proportion to the time I spent

For our start with simple statistical tools, we need to decide whether we are doing discrete or continuous testing. Discrete testing features well-defined individual test runs. For example, a boot-up test of a Linux kernel patch is an example of a discrete test. You boot the kernel, and it either comes up or it does not. Although you might spend an hour boot-testing your kernel, the number of times you attempted to boot the kernel and the number of times the boot-up succeeded would often be of more interest than the length of time you spent testing. Functional tests tend to be discrete.

On the other hand, if my patch involved RCU, I would probably run rcutorture, which is a kernel module that, strangely enough, tests RCU. Unlike booting the kernel, where the appearance of a login prompt signals the successful end of a discrete test, rcutorture will happily continue torturing RCU until either the kernel crashes or until you tell it to stop. The duration of the rcutorture test is therefore (usually) of more interest than the number of times you started and stopped it. Therefore, rcutorture is an example of a continuous test, a category that includes many stress tests.

The statistics governing discrete and continuous tests differ somewhat. However, the statistics for discrete tests is simpler and more familiar than that for continuous tests, and furthermore the statistics for discrete tests can often be pressed into service (with some loss of accuracy) for continuous tests. We therefore start with discrete tests.

## 11.6.1 Statistics for Discrete Testing

Suppose that the bug had a 10 % chance of occurring in a given run and that we do five runs. How do we compute that probability of at least one run failing? One way is as follows:

- 1. Compute the probability of a given run succeeding, which is 90 %.
- 2. Compute the probability of all five runs succeeding, which is 0.9 raised to the fifth power, or about 59 %.
- 3. There are only two possibilities: either all five runs succeed, or at least one fails. Therefore, the probability of at least one failure is 59 % taken away from 100 %, or 41 %.

However, many people find it easier to work with a formula than a series of steps, although if you prefer the above series of steps, have at it! For those who like formulas, call the probability of a single failure f. The probability of a single success is then 1 - f and the probability that all of n tests will succeed is then:

$$S_n = (1 - f)^n (11.1)$$

The probability of failure is  $1 - S_n$ , or:

$$F_n = 1 - (1 - f)^n \tag{11.2}$$

Quick Quiz 11.8: Say what??? When I plug the earlier example of five tests each with a 10 % failure rate into the formula, I get 59,050 % and that just doesn't make sense!!! ■

So suppose that a given test has been failing 10% of the time. How many times do you have to run the test to be 99% sure that your supposed fix has actually improved matters?

Another way to ask this question is "How many times would we need to run the test to cause the probability of failure to rise above 99 %?" After all, if we were to run the test enough times that the probability of seeing at least one failure becomes 99 %, if there are no failures, there is only 1 % probability of this being due to dumb luck. And if we plug f=0.1 into Equation 11.2 and vary n, we find that 43 runs gives us a 98.92 % chance of at least one test failing given the original 10 % per-test failure rate, while 44 runs gives us a 99.03 % chance of at least one test failing. So if we run the test on our fix 44 times and see no failures, there is a 99 % probability that our fix was actually a real improvement.

But repeatedly plugging numbers into Equation 11.2 can get tedious, so let's solve for *n*:

$$F_n = 1 - (1 - f)^n (11.3)$$

$$1 - F_n = (1 - f)^n \tag{11.4}$$


$$\log(1 - F_n) = n \log(1 - f) \tag{11.5}$$

Finally the number of tests required is given by:

$$n = \frac{\log(1 - F_n)}{\log(1 - f)}$$
 (11.6)

Plugging f = 0.1 and  $F_n = 0.99$  into Equation 11.6 gives 43.7, meaning that we need 44 consecutive successful test runs to be 99 % certain that our fix was a real improvement. This matches the number obtained by the previous method, which is reassuring.

**Quick Quiz 11.9:** In Equation 11.6, are the logarithms base-10, base-2, or base-e? ■



**Figure 11.4:** Number of Tests Required for 99 Percent Confidence Given Failure Rate

Figure 11.4 shows a plot of this function. Not surprisingly, the less frequently each test run fails, the more test runs are required to be 99% confident that the bug has been fixed. If the bug caused the test to fail only 1% of the time, then a mind-boggling 458 test runs are required. As the failure probability decreases, the number of test runs required increases, going to infinity as the failure probability goes to zero.

The moral of this story is that when you have found a rarely occurring bug, your testing job will be much easier if you can come up with a carefully targeted test with a much higher failure rate. For example, if your targeted test raised the failure rate from 1 % to 30 %, then the number of runs required for 99 % confidence would drop from 458 test runs to a mere thirteen test runs.

But these thirteen test runs would only give you 99 % confidence that your fix had produced "some improvement". Suppose you instead want to have 99 % confidence that your fix reduced the failure rate by an order of magnitude. How many failure-free test runs are required?

An order of magnitude improvement from a 30 % failure rate would be a 3 % failure rate. Plugging these numbers into Equation 11.6 yields:

$$n = \frac{\log(1 - 0.99)}{\log(1 - 0.03)} = 151.2 \tag{11.7}$$

So our order of magnitude improvement requires roughly an order of magnitude more testing. Certainty is impossible, and high probabilities are quite expensive. Clearly making tests run more quickly and making failures more probable are essential skills in the development of highly reliable software. These skills will be covered in Section 11.6.4.

# 11.6.2 Abusing Statistics for Discrete Testing

But suppose that you have a continuous test that fails about three times every ten hours, and that you fix the bug that you believe was causing the failure. How long do you have to run this test without failure to be 99 % certain that you reduced the probability of failure?

Without doing excessive violence to statistics, we could simply redefine a one-hour run to be a discrete test that has a 30 % probability of failure. Then the results of in the previous section tell us that if the test runs for 13 hours without failure, there is a 99 % probability that our fix actually improved the program's reliability.

A dogmatic statistician might not approve of this approach, but the sad fact is that the errors introduced by this sort of abuse of statistical methodology are usually quite small compared to the errors inherent in your measurements of your program's failure rates. Nevertheless, the next section describes a slightly less dodgy approach.

# 11.6.3 Statistics for Continuous Testing

The fundamental formula for failure probabilities is the Poisson distribution:

$$F_m = \frac{\lambda^m}{m!} e^{-\lambda} \tag{11.8}$$

Here  $F_m$  is the probability of m failures in the test and  $\lambda$  is the expected failure rate per unit time. A rigorous derivation may be found in any advanced probability textbook, for example, Feller's classic "An Introduction to Probability Theory and Its Applications" [Fel50], while a more intuitive approach may be found in the first edition of this book [McK14a].

Let's try reworking the example from Section 11.6.2 using the Poisson distribution. Recall that this example involved a test with a 30 % failure rate per hour, and that the question was how long the test would need to run error-free on a alleged fix to be 99 % certain that the fix actually reduced the failure rate. In this case,  $\lambda$  is zero, so that Equation 11.8 reduces to:

$$F_0 = e^{-\lambda} \tag{11.9}$$

Solving this requires setting  $F_0$  to 0.01 and solving for  $\lambda$ , resulting in:

$$\lambda = -\ln 0.01 = 4.6 \tag{11.10}$$

Because we get 0.3 failures per hour, the number of hours required is 4.6/0.3 = 14.3, which is within 10% of the 13 hours calculated using the method in Section 11.6.2. Given that you normally won't know your failure rate to within 10%, this indicates that the method in Section 11.6.2 is a good and sufficient substitute for the Poisson distribution in a great many situations.

More generally, if we have n failures per unit time, and we want to be P % certain that a fix reduced the failure rate, we can use the following formula:

$$T = -\frac{1}{n} \ln \frac{100 - P}{100} \tag{11.11}$$

**Quick Quiz 11.10:** Suppose that a bug causes a test failure three times per hour on average. How long must the test run error-free to provide 99.9 % confidence that the fix significantly reduced the probability of failure?

As before, the less frequently the bug occurs and the greater the required level of confidence, the longer the required error-free test run.

Suppose that a given test fails about once every hour, but after a bug fix, a 24-hour test run fails only twice. Assuming that the failure leading to the bug is a random occurrence, what is the probability that the small number of failures in the second run was due to random chance? In other words, how confident should we be that the fix actually had some effect on the bug? This probability may be calculated by summing Equation 11.8 as follows:

$$F_0 + F_1 + \dots + F_{m-1} + F_m = \sum_{i=0}^m \frac{\lambda^i}{i!} e^{-\lambda}$$
 (11.12)

This is the Poisson cumulative distribution function, which can be written more compactly as:

$$F_{i \le m} = \sum_{i=0}^{m} \frac{\lambda^i}{i!} e^{-\lambda}$$
 (11.13)

Here m is the number of errors in the long test run (in this case, two) and  $\lambda$  is expected number of errors in the long test run (in this case, 24). Plugging m = 2 and  $\lambda = 24$  into this expression gives the probability of two or fewer failures as about  $1.2 \times 10^{-8}$ , in other words, we

have a high level of confidence that the fix actually had some relationship to the bug.<sup>8</sup>

**Quick Quiz 11.11:** Doing the summation of all the factorials and exponentials is a real pain. Isn't there an easier way? ■

**Quick Quiz 11.12:** But wait!!! Given that there has to be *some* number of failures (including the possibility of zero failures), shouldn't the summation shown in Equation 11.13 approach the value 1 as *m* goes to infinity?

The Poisson distribution is a powerful tool for analyzing test results, but the fact is that in this last example there were still two remaining test failures in a 24-hour test run. Such a low failure rate results in very long test runs. The next section discusses counter-intuitive ways of improving this situation.

# 11.6.4 Hunting Heisenbugs

This line of thought also helps explain heisenbugs: adding tracing and assertions can easily reduce the probability of a bug appearing, which is why extremely lightweight tracing and assertion mechanism are so critically important.

The term "heisenbug" was inspired by the Heisenberg Uncertainty Principle from quantum physics, which states that it is impossible to exactly quantify a given particle's position and velocity at any given point in time [Hei27]. Any attempt to more accurately measure that particle's position will result in increased uncertainty of its velocity. A roughly similar effect occurs for heisenbugs: attempts to track down the heisenbug causes it to radically change its symptoms or even disappear completely.<sup>9</sup>

If the field of physics inspired the name of this problem, it is only logical that the field of physics should inspire the solution. Fortunately, particle physics is up to the task: Why not create an anti-heisenbug to annihilate the heisenbug? Or, perhaps more accurately, to annihilate the heisen-ness of the heisenbug?

This section describes a number of ways to do just that:

- 1. Add delay to race-prone regions.
- 2. Increase workload intensity.
- 3. Test suspicious subsystems in isolation.

<sup>&</sup>lt;sup>8</sup> Of course, this result in no way excuses you from finding and fixing the bug(s) resulting in the remaining two failures!

<sup>&</sup>lt;sup>9</sup> The term "heisenbug" is a misnomer, as most heisenbugs are fully explained by the *observer effect* from classical physics. Nevertheless, the name "heisenbug" has stuck.

- 4. Simulate unusual events.
- 5. Count near misses.

Although producing an anti-heisenbug for a given heisenbug is more an art than a science, the following sections give some tips on generating the corresponding species of anti-heisenbug. These are followed by a discussion section, Section 11.6.4.6.

### 11.6.4.1 Add Delay

Consider the count-lossy code in Section 5.1. Adding printf() statements will likely greatly reduce or even eliminate the lost counts. However, converting the load-add-store sequence to a load-add-delay-store sequence will greatly increase the incidence of lost counts (try it!). Once you spot a bug involving a race condition, it is frequently possible to create an anti-heisenbug by adding delay in this manner.

Of course, this begs the question of how to find the race condition in the first place. This is a bit of a dark art, but there are a number of things you can do to find them.

One approach is to recognize that race conditions often end up corrupting some of the data involved in the race. It is therefore good practice to double-check the synchronization of any corrupted data. Even if you cannot immediately recognize the race condition, adding delay before and after accesses to the corrupted data might change the failure rate. By adding and removing the delays in an organized fashion (e.g., binary search), you might learn more about the workings of the race condition.

**Quick Quiz 11.13:** How is this approach supposed to help if the corruption affected some unrelated pointer, which then caused the corruption??? ■

Another important approach is to vary the software and hardware configuration and look for statistically significant differences in failure rate. You can then look more intensively at the code implicated by the software or hardware configuration changes that make the greatest difference in failure rate. It might be helpful to test that code in isolation, for example.

One important aspect of software configuration is the history of changes, which is why git bisect is so useful. Bisection of the change history can provide very valuable clues as to the nature of the heisenbug.

**Quick Quiz 11.14:** But I did the bisection, and ended up with a huge commit. What do I do now? ■

However you locate the suspicious section of code, you can then introduce delays to attempt to increase the probability of failure. As we have seen, increasing the probability of failure makes it much easier to gain high confidence in the corresponding fix.

However, it is sometimes quite difficult to track down the problem using normal debugging techniques. The following sections present some other alternatives.

### 11.6.4.2 Increase Workload Intensity

It is often the case that a given test suite places relatively low stress on a given subsystem, so that a small change in timing can cause a heisenbug to disappear. One way to create an anti-heisenbug for this case is to increase the workload intensity, which has a good chance of increasing the probability of the bug appearing. If the probability is increased sufficiently, it may be possible to add lightweight diagnostics such as tracing without causing the bug to vanish.

How can you increase the workload intensity? This depends on the program, but here are some things to try:

- 1. Add more CPUs.
- 2. If the program uses networking, add more network adapters and more or faster remote systems.
- 3. If the program is doing heavy I/O when the problem occurs, either (1) add more storage devices, (2) use faster storage devices, for example, substitute SSDs for disks, or (3) use a RAM-based filesystem to substitute main memory for mass storage.
- 4. Change the size of the problem, for example, if doing a parallel matrix multiply, change the size of the matrix. Larger problems may introduce more complexity, but smaller problems often increase the level of contention. If you aren't sure whether you should go large or go small, just try both.

However, it is often the case that the bug is in a specific subsystem, and the structure of the program limits the amount of stress that can be applied to that subsystem. The next section addresses this situation.

### 11.6.4.3 Isolate Suspicious Subsystems

If the program is structured such that it is difficult or impossible to apply much stress to a subsystem that is under suspicion, a useful anti-heisenbug is a stress test that tests that subsystem in isolation. The Linux kernel's reutorture module takes exactly this approach with RCU:

By applying more stress to RCU than is feasible in a production environment, the probability that any RCU bugs will be found during rcutorture testing rather than during production use is increased.<sup>10</sup>

In fact, when creating a parallel program, it is wise to stress-test the components separately. Creating such component-level stress tests can seem like a waste of time, but a little bit of component-level testing can save a huge amount of system-level debugging.

### 11.6.4.4 Simulate Unusual Events

Heisenbugs are sometimes due to unusual events, such as memory-allocation failure, conditional-lock-acquisition failure, CPU-hotplug operations, timeouts, packet losses, and so on. One way to construct an anti-heisenbug for this class of heisenbug is to introduce spurious failures.

For example, instead of invoking malloc() directly, invoke a wrapper function that uses a random number to decide whether to return NULL unconditionally on the one hand, or to actually invoke malloc() and return the resulting pointer on the other. Inducing spurious failures is an excellent way to bake robustness into sequential programs as well as parallel programs.

**Quick Quiz 11.15:** Why don't existing conditional-locking primitives provide this spurious-failure functionality? ■

### 11.6.4.5 Count Near Misses

Bugs are often an all-or-nothing thing, so that either the bug happens or it doesn't, with nothing in between. However, it is sometimes possible to define a *near miss* where the bug does not result in a failure, but has likely manifested. For example, suppose your code is making a robot walk. The robot's falling over constitutes a bug in your program, but stumbling and recovering might constitute a near miss. If the robot falls over only once per hour, but stumbles every few minutes, you might be able to speed up your debugging progress by counting the number of stumbles in addition to the number of falls.

In concurrent programs, timestamping can sometimes be used to detect near misses. For example, locking primitives incur significant delays, so if there is a too-short delay between a pair of operations that are supposed to be protected by different acquisitions of the same lock, this too-short delay might be counted as a near miss.<sup>11</sup>




Figure 11.5: RCU Errors and Near Misses

For example, a low-probability bug in RCU priority boosting occurred roughly once every hundred hours of focused reutorture testing. Because it would take almost 500 hours of failure-free testing to be 99 % certain that the bug's probability had been significantly reduced, the git bisect process to find the failure would be painfully slow—or would require an extremely large test farm. Fortunately, the RCU operation being tested included not only a wait for an RCU grace period, but also a previous wait for the grace period to start and a subsequent wait for an RCU callback to be invoked after completion of the RCU grace period. This distinction between an rcutorture error and near miss is shown in Figure 11.5. To qualify as a full-fledged error, an RCU read-side critical section must extend from the call rcu() that initiated a grace period, through the remainder of the previous grace period, through the entirety of the grace period initiated by the call rcu() (denoted by the region between the jagged lines), and through the delay from the end of that grace period to the callback invocation, as indicated by the "Error" arrow. However, the formal definition of RCU prohibits RCU read-side critical sections from extending across a single grace period, as indicated by the "Near Miss" arrow. This suggests using near misses as the error condition, however, this can be problematic because different CPUs can have different opinions as to exactly where a given grace period starts and ends, as indicated by the jagged lines. 12 Using the near misses as the error condition could therefore result in false positives, which need to be avoided in the automated rcutorture testing.

 $<sup>^{10}</sup>$  Though sadly not increased to probability one.

<sup>11</sup> Of course, in this case, you might be better off using whatever lock\_held() primitive is available in your environment. If there isn't

a lock\_held() primitive, create one!

<sup>12</sup> The jaggedness of these lines is seriously understated because idle CPUs might well be completely unaware of the most recent few hundred grace periods.

By sheer dumb luck, rcutorture happens to include some statistics that are sensitive to the near-miss version of the grace period. As noted above, these statistics are subject to false positives due to their unsynchronized access to RCU's state variables, but these false positives turn out to be extremely rare on strongly ordered systems such as the IBM mainframe and x86, occurring less than once per thousand hours of testing.

These near misses occurred roughly once per hour, about two orders of magnitude more frequently than the actual errors. Use of these near misses allowed the bug's root cause to be identified in less than a week and a high degree of confidence in the fix to be built in less than a day. In contrast, excluding the near misses in favor of the real errors would have required months of debug and validation time.

To sum up near-miss counting, the general approach is to replace counting of infrequent failures with more-frequent near misses that are believed to be correlated with those failures. These near-misses can be considered an anti-heisenbug to the real failure's heisenbug because the near-misses, being more frequent, are likely to be more robust in the face of changes to your code, for example, the changes you make to add debugging code.

## 11.6.4.6 Heisenbug Discussion

The alert reader might have noticed that this section was fuzzy and qualitative, in stark contrast to the precise mathematics of Sections 11.6.1, 11.6.2, and 11.6.3. If you love precision and mathematics, you may be disappointed to learn that the situations to which this section applies are far more common than those to which the preceding sections apply.

In fact, the common case is that although you might have reason to believe that your code has bugs, you have no idea what those bugs are, what causes them, how likely they are to appear, or what conditions affect their probability of appearance. In this all-too-common case, statistics cannot help you. That is to say, statistics cannot help you *directly*. But statistics can be of great indirect help—

if you have the humility required to admit that you make mistakes, that you can reduce the probability of these mistakes (for example, by getting enough sleep), and that the number and type of mistakes you made in the past is indicative of the number and type of mistakes that you are likely to make in the future. For example, I have a

deplorable tendency to forget to write a small but critical portion of the initialization code, and frequently get most or even all of a parallel program correct—except for a stupid omission in initialization. Once I was willing to admit to myself that I am prone to this type of mistake, it was easier (but not easy!) to force myself to double-check my initialization code. Doing this allowed me to find numerous bugs ahead of time.

Using Taleb's nomenclature [Tal07], a white swan is a bug that we can reproduce. We can run a large number of tests, use ordinary statistics to estimate the bug's probability, and use ordinary statistics again to estimate our confidence in a proposed fix. An unsuspected bug is a black swan. We know nothing about it, we have no tests that have yet caused it to happen, and statistics is of no help. Studying our own behavior, especially the number and types of mistakes we make, can turn black swans into grey swans. We might not know exactly what the bugs are, but we have some idea of their number and maybe also of their type. Ordinary statistics is still of no help (at least not until we are able to reproduce one of the bugs), but robust<sup>14</sup> testing methods can be of great help. The goal, therefore, is to use experience and good validation practices to turn the black swans grey, focused testing and analysis to turn the grey swans white, and ordinary methods to fix the white swans.

That said, thus far, we have focused solely on bugs in the parallel program's functionality. However, because performance is a first-class requirement for a parallel program (otherwise, why not write a sequential program?), the next section discusses performance bugs.

# 11.7 Performance Estimation

Parallel programs usually have performance and scalability requirements, after all, if performance is not an issue, why not use a sequential program? Ultimate performance and linear scalability might not be necessary, but there is little use for a parallel program that runs slower than its optimal sequential counterpart. And there really are cases where every microsecond matters and every nanosecond is needed. Therefore, for parallel programs, insufficient performance is just as much a bug as is incorrectness.

**Quick Quiz 11.16:** That is ridiculous!!! After all, isn't getting the correct answer later than one would like better than getting an incorrect answer??? ■

Quick Quiz 11.17: But if you are going to put in all

<sup>&</sup>lt;sup>13</sup> Although if you know what your program is supposed to do and if your program is small enough (both less likely that you might think), then the formal-verification tools described in Chapter 12 can be helpful.

<sup>&</sup>lt;sup>14</sup> That is to say brutal.

the hard work of parallelizing an application, why not do it right? Why settle for anything less than optimal performance and linear scalability?

Validating a parallel program must therfore include validating its performance. But validating performance means having a workload to run and performance criteria with which to evaluate the program at hand. These needs are often met by *performance benchmarks*, which are discussed in the next section.

# 11.7.1 Benchmarking

The old saying goes "There are lies, damn lies, statistics, and benchmarks." However, benchmarks are heavily used, so it is not helpful to be too dismissive of them.

Benchmarks span the range from ad hoc test jigs to international standards, but regardless of their level of formality, benchmarks serve four major purposes:

- 1. Providing a fair framework for comparing competing implementations.
- 2. Focusing competitive energy on improving implementations in ways that matter to users.
- 3. Serving as example uses of the implementations being benchmarked.
- 4. Serving as a marketing tool to highlight your software's strong points against your competitors' offerings.

Of course, the only completely fair framework is the intended application itself. So why would anyone who cared about fairness in benchmarking bother creating imperfect benchmarks rather than simply using the application itself as the benchmark?

Running the actual application is in fact the best approach where it is practical. Unfortunately, it is often impractical for the following reasons:

- 1. The application might be proprietary, and you might not have the right to run the intended application.
- 2. The application might require more hardware than you have access to.
- The application might use data that you cannot legally access, for example, due to privacy regulations.

In these cases, creating a benchmark that approximates the application can help overcome these obstacles. A carefully constructed benchmark can help promote performance, scalability, energy efficiency, and much else besides.

# 11.7.2 Profiling

In many cases, a fairly small portion of your software is responsible for the majority of the performance and scalability shortfall. However, developers are notoriously unable to identify the actual bottlenecks by hand. For example, in the case of a kernel buffer allocator, all attention focused on a search of a dense array which turned out to represent only a few percent of the allocator's execution time. An execution profile collected via a logic analyzer focused attention on the cache misses that were actually responsible for the majority of the problem [MS93].

An old-school but quite effective method of tracking down performance and scalability bugs is to run your program under a debugger, then periodically interrupt it, recording the stacks of all threads at each interruption. The theory here is that if something is slowing down your program, it has to be visible in your threads' executions.

That said, there are a number of tools that will usually do a much better job of helping you to focus your attention where it will do the most good. Two popular choices are gprof and perf. To use perf on a single-process program, prefix your command with perf record, then after the command completes, type perf report. There is a lot of work on tools for performance debugging of multi-threaded programs, which should make this important job easier. Again, one good starting point is Brendan Gregg's blog. <sup>15</sup>

# 11.7.3 Differential Profiling

Scalability problems will not necessarily be apparent unless you are running on very large systems. However, it is sometimes possible to detect impending scalability problems even when running on much smaller systems. One technique for doing this is called *differential profiling*.

The idea is to run your workload under two different sets of conditions. For example, you might run it on two CPUs, then run it again on four CPUs. You might instead vary the load placed on the system, the number of network adapters, the number of mass-storage devices, and so on.

<sup>15</sup> http://www.brendangregg.com/blog/

You then collect profiles of the two runs, and mathematically combine corresponding profile measurements. For example, if your main concern is scalability, you might take the ratio of corresponding measurements, and then sort the ratios into descending numerical order. The prime scalability suspects will then be sorted to the top of the list [McK95, McK99].

Some tools such as perf have built-in differential-profiling support.

# 11.7.4 Microbenchmarking

Microbenchmarking can be useful when deciding which algorithms or data structures are worth incorporating into a larger body of software for deeper evaluation.

One common approach to microbenchmarking is to measure the time, run some number of iterations of the code under test, then measure the time again. The difference between the two times divided by the number of iterations gives the measured time required to execute the code under test.

Unfortunately, this approach to measurement allows any number of errors to creep in, including:

- The measurement will include some of the overhead of the time measurement. This source of error can be reduced to an arbitrarily small value by increasing the number of iterations.
- 2. The first few iterations of the test might incur cache misses or (worse yet) page faults that might inflate the measured value. This source of error can also be reduced by increasing the number of iterations, or it can often be eliminated entirely by running a few warm-up iterations before starting the measurement period.
- 3. Some types of interference, for example, random memory errors, are so rare that they can be dealt with by running a number of sets of iterations of the test. If the level of interference was statistically significant, any performance outliers could be rejected statistically.
- 4. Any iteration of the test might be interfered with by other activity on the system. Sources of interference include other applications, system utilities and daemons, device interrupts, firmware interrupts (including system management interrupts, or SMIs), virtualization, memory errors, and much else besides. Assuming that these sources of interference occur

randomly, their effect can be minimized by reducing the number of iterations.

The first and fourth sources of interference provide conflicting advice, which is one sign that we are living in the real world. The remainder of this section looks at ways of resolving this conflict.

**Quick Quiz 11.18:** But what about other sources of error, for example, due to interactions between caches and memory layout? ■

The following sections discuss ways of dealing with these measurement errors, with Section 11.7.5 covering isolation techniques that may be used to prevent some forms of interference, and with Section 11.7.6 covering methods for detecting interference so as to reject measurement data that might have been corrupted by that interference.

### 11.7.5 Isolation

The Linux kernel provides a number of ways to isolate a group of CPUs from outside interference.

First, let's look at interference by other processes, threads, and tasks. The POSIX sched\_setaffinity() system call may be used to move most tasks off of a given set of CPUs and to confine your tests to that same group. The Linux-specific user-level taskset command may be used for the same purpose, though both sched\_setaffinity() and taskset require elevated permissions. Linux-specific control groups (cgroups) may be used for this same purpose. This approach can be quite effective at reducing interference, and is sufficient in many cases. However, it does have limitations, for example, it cannot do anything about the per-CPU kernel threads that are often used for housekeeping tasks.

One way to avoid interference from per-CPU kernel threads is to run your test at a high real-time priority, for example, by using the POSIX sched\_setscheduler() system call. However, note that if you do this, you are implicitly taking on responsibility for avoiding infinite loops, because otherwise your test will prevent part of the kernel from functioning.<sup>16</sup>

These approaches can greatly reduce, and perhaps even eliminate, interference from processes, threads, and tasks. However, it does nothing to prevent interference from device interrupts, at least in the absence of threaded interrupts. Linux allows some control of threaded interrupts via the /proc/irq directory, which contains

<sup>&</sup>lt;sup>16</sup> This is an example of the Spiderman Principle: "With great power comes great responsibility."

numerical directories, one per interrupt vector. Each numerical directory contains smp\_affinity and smp\_affinity\_list. Given sufficient permissions, you can write a value to these files to restrict interrupts to the specified set of CPUs. For example, "sudo echo 3 > /proc/irq/23/smp\_affinity" would confine interrupts on vector 23 to CPUs 0 and 1. The same results may be obtained via "sudo echo 0-1 > /proc/irq/23/smp\_affinity\_list". You can use "cat /proc/interrupts" to obtain a list of the interrupt vectors on your system, how many are handled by each CPU, and what devices use each interrupt vector.

Running a similar command for all interrupt vectors on your system would confine interrupts to CPUs 0 and 1, leaving the remaining CPUs free of interference. Or mostly free of interference, anyway. It turns out that the scheduling-clock interrupt fires on each CPU that is running in user mode. <sup>17</sup> In addition you must take care to ensure that the set of CPUs that you confine the interrupts to is capable of handling the load.

But this only handles processes and interrupts running in the same operating-system instance as the test. Suppose that you are running the test in a guest OS that is itself running on a hypervisor, for example, Linux running KVM? Although you can in theory apply the same techniques at the hypervisor level that you can at the guest-OS level, it is quite common for hypervisor-level operations to be restricted to authorized personnel. In addition, none of these techniques work against firmware-level interference.

**Quick Quiz 11.19:** Wouldn't the techniques suggested to isolate the code under test also affect that code's performance, particularly if it is running within a larger application? ■

If you find yourself in this painful situation, instead of preventing the interference, you might need to detect the interference as described in the next section.

# 11.7.6 Detecting Interference

If you cannot prevent interference, perhaps you can detect the interference after the fact and reject the test runs that were affected by that interference. Section 11.7.6.1 describes methods of rejection involving additional measurements, while Section 11.7.6.2 describes statistics-based rejection.

Listing 11.1: Using getrusage() to Detect Context Switches

```
1 #include <svs/time.h>
 2 #include <sys/resource.h>
 4 /* Return 0 if test results should be rejected. */
 5 int runtest(void)
 6 {
     struct rusage ru1:
     struct rusage ru2;
     if (getrusage(RUSAGE_SELF, &ru1) != 0) {
11
       perror("getrusage");
13
14
     /* run test here. */
     if (getrusage(RUSAGE_SELF, &ru2 != 0) {
15
16
       perror("getrusage");
17
       abort();
18
19
     return (ru1.ru_nvcsw == ru2.ru_nvcsw &&
20
       ru1.runivcsw == ru2.runivcsw);
21 }
```

### 11.7.6.1 Detecting Interference Via Measurement

Many systems, including Linux, provide means for determining after the fact whether some forms of interference have occurred. For example, if your test encountered process-based interference, a context switch must have occurred during the test. On Linux-based systems, this context switch will be visible in /proc/<PID>/sched in the nr\_switches field. Similarly, interrupt-based interference can be detected via the /proc/interrupts file.

Opening and reading files is not the way to low overhead, and it is possible to get the count of context switches for a given thread by using the getrusage() system call, as shown in Listing 11.1. This same system call can be used to detect minor page faults (ru\_minflt) and major page faults (ru\_majflt).

Unfortunately, detecting memory errors and firmware interference is quite system-specific, as is the detection of interference due to virtualization. Although avoidance is better than detection, and detection is better than statistics, there are times when one must avail oneself of statistics, a topic addressed in the next section.

### 11.7.6.2 Detecting Interference Via Statistics

Any statistical analysis will be based on assumptions about the data, and performance microbenchmarks often support the following assumptions:

- 1. Smaller measurements are more likely to be accurate than larger measurements.
- 2. The measurement uncertainty of good data is known.

<sup>&</sup>lt;sup>17</sup> Frederic Weisbecker is working on a NO\_HZ\_FULL adaptive-ticks project that will allow the scheduling-clock interrupt to be shut off on any CPU that has only one runnable task, and as of 2017, this is mostly but not totally completed.

3. A reasonable fraction of the test runs will result in good data.

The fact that smaller measurements are more likely to be accurate than larger measurements suggests that sorting the measurements in increasing order is likely to be productive. The fact that the measurement uncertainty is known allows us to accept measurements within this uncertainty of each other: If the effects of interference are large compared to this uncertainty, this will ease rejection of bad data. Finally, the fact that some fraction (for example, one third) can be assumed to be good allows us to blindly accept the first portion of the sorted list, and this data can then be used to gain an estimate of the natural variation of the measured data, over and above the assumed measurement error.

The approach is to take the specified number of leading elements from the beginning of the sorted list, and use these to estimate a typical inter-element delta, which in turn may be multiplied by the number of elements in the list to obtain an upper bound on permissible values. The algorithm then repeatedly considers the next element of the list. If it falls below the upper bound, and if the distance between the next element and the previous element is not too much greater than the average inter-element distance for the portion of the list accepted thus far, then the next element is accepted and the process repeats. Otherwise, the remainder of the list is rejected.

Listing 11.2 shows a simple sh/awk script implementing this notion. Input consists of an x-value followed by an arbitrarily long list of y-values, and output consists of one line for each input line, with fields as follows:

- 1. The x-value.
- 2. The average of the selected data.
- 3. The minimum of the selected data.
- 4. The maximum of the selected data.
- 5. The number of selected data items.
- 6. The number of input data items.

This script takes three optional arguments as follows:

-divisor: Number of segments to divide the list into, for example, a divisor of four means that the first quarter of the data elements will be assumed to be good. This defaults to three.

Listing 11.2: Statistical Elimination of Interference

```
1 divisor=3
 2 relerr=0.01
 3 trendbreak=10
 4 while test $# -gt 0
 5 do
     case "$1" in
     --divisor)
 8
       shift
 9
       divisor=$1
10
11
     --relerr)
12
       shift
13
       relerr=$1
14
      -trendbreak)
15
16
       shift
17
       trendbreak=$1
18
19
20
     shift
21 done
22
23 awk -v divisor=$divisor -v relerr=$relerr \
       -v trendbreak=$trendbreak '{
     for (i = 2; i \leq NF; i++)
25
       d[i - 1] = $i;
27
     asort(d);
     i = int((NF + divisor - 1) / divisor);
     delta = d[i] - d[1];
     maxdelta = delta * divisor;
     maxdelta1 = delta + d[i] * relerr;
     if (maxdelta1 > maxdelta)
       maxdelta = maxdelta1;
     for (j = i + 1; j < NF; j++) {
       if (j <= 2)
         maxdiff = d[NF - 1] - d[1];
36
37
         maxdiff = trendbreak * \
39
         (d[j-1]-d[1]) / (j-2);
       if (d[j] - d[1] > maxdelta && \
40
           d[j] - d[j - 1] > maxdiff)
41
42
         break;
43
44
     n = sum = 0:
     for (k = 1; k < j; k++) {
45
       sum += d[k];
46
47
       n++;
48
     min = d[1];
49
     \max = d[j - 1];
50
     avg = sum / n;
52
     print $1, avg, min, max, n, NF - 1;
```

- -relerr: Relative measurement error. The script assumes that values that differ by less than this error are for all intents and purposes equal. This defaults to 0.01, which is equivalent to 1%.
- -trendbreak: Ratio of inter-element spacing constituting a break in the trend of the data. For example, if the average spacing in the data accepted so far is 1.5, then if the trend-break ratio is 2.0, then if the next data value differs from the last one by more than 3.0, this constitutes a break in the trend. (Unless of course, the relative error is greater than 3.0, in which

<sup>&</sup>lt;sup>18</sup> To paraphrase the old saying, "Sort first and ask questions later."

case the "break" will be ignored.)

Lines 1-3 of Listing 11.2 set the default values for the parameters, and lines 4-21 parse any command-line overriding of these parameters. The awk invocation on lines 23 and 24 sets the values of the divisor, relerr, and trendbreak variables to their sh counterparts. In the usual awk manner, lines 25-52 are executed on each input line. The loop spanning lines 24 and 26 copies the input y-values to the d array, which line 27 sorts into increasing order. Line 28 computes the number of y-values that are to be trusted absolutely by applying divisor and rounding up.

Lines 29-33 compute the maxdelta value used as a lower bound on the upper bound of y-values. To this end, lines 29 and 30 multiply the difference in values over the trusted region of data by the divisor, which projects the difference in values across the trusted region across the entire set of y-values. However, this value might well be much smaller than the relative error, so line 31 computes the absolute error (d[i] \* relerr) and adds that to the difference delta across the trusted portion of the data. Lines 32 and 33 then compute the maximum of these two values.

Each pass through the loop spanning lines 34-43 attempts to add another data value to the set of good data. Lines 35-39 compute the trend-break delta, with line 36 disabling this limit if we don't yet have enough values to compute a trend, and with lines 38 and 39 multiplying trendbreak by the average difference between pairs of data values in the good set. If line 40 determines that the candidate data value would exceed the lower bound on the upper bound (maxdelta) and line 41 determines that the difference between the candidate data value and its predecessor exceeds the trend-break difference (maxdiff), then line 42 exits the loop: We have the full good set of data

Lines 44-52 then compute and print the statistics for the data set

**Quick Quiz 11.20:** This approach is just plain weird! Why not use means and standard deviations, like we were taught in our statistics classes? ■

**Quick Quiz 11.21:** But what if all the y-values in the trusted group of data are exactly zero? Won't that cause the script to reject any non-zero value? ■

Although statistical interference detection can be quite useful, it should be used only as a last resort. It is far better to avoid interference in the first place (Section 11.7.5), or, failing that, detecting interference via measurement (Section 11.7.6.1).

# 11.8 Summary



Figure 11.6: Choose Validation Methods Wisely

Although validation never will be an exact science, much can be gained by taking an organized approach to it, as an organized approach will help you choose the right validation tools for your job, avoiding situations like the one fancifully depicted in Figure 11.6.

A key choice is that of statistics. Although the methods described in this chapter work very well most of the time, they do have their limitations. These limitations are inherent because we are attempting to do something that is in general impossible, courtesy of the Halting Problem [Tur37, Pul00]. Fortunately for us, there are a huge number of special cases in which we can not only work out whether a given program will halt, but also establish estimates for how long it will run before halting, as discussed in Section 11.7. Furthermore, in cases where a given program might or might not work correctly, we can often establish estimates for what fraction of the time it will work correctly, as discussed in Section 11.6.

Nevertheless, unthinking reliance on these estimates is brave to the point of foolhardiness. After all, we are summarizing a huge mass of complexity in code and data structures down to a single solitary number. Even though we can get away with such bravery a surprisingly large fraction of the time, abstracting all that code and data away will occasionally cause severe problems.

One possible problem is variability, where repeated runs might give wildly different results. This is often dealt with by maintaining a standard deviation as well as a mean, but the fact is that attempting to summarize the behavior of a large and complex program with two numbers is almost as brave as summarizing its behavior with only one number. In computer programming, the surprising thing is that use of the mean or the mean and standard deviation are often sufficient, but there are no guarantees.

One cause of variation is confounding factors. For example, the CPU time consumed by a linked-list search will depend on the length of the list. Averaging together runs with wildly different list lengths will probably not be useful, and adding a standard deviation to the mean will not be much better. The right thing to do would be control for list length, either by holding the length constant or to measure CPU time as a function of list length.

Of course, this advice assumes that you are aware of the confounding factors, and Murphy says that you probably will not be. I have been involved in projects that had confounding factors as diverse as air conditioners (which drew considerable power at startup, thus causing the voltage supplied to the computer to momentarily drop too low, sometimes resulting in failure), cache state (resulting in odd variations in performance), I/O errors (including disk errors, packet loss, and duplicate Ethernet MAC addresses), and even porpoises (which could not resist playing with an array of transponders, which, in the absence of porpoises, could be used for high-precision acoustic positioning and navigation). And this is but one reason why a good night's sleep is such an effective debugging tool.

In short, validation always will require some measure of the behavior of the system. Because this measure must be a severe summarization of the system, it can be misleading. So as the saying goes, "Be careful. It is a real world out there."

But what if you are working on the Linux kernel, which as of 2017 is estimated to have more than 20 billion instances running throughout the world? In that case, a bug that occurs once every million years on a single system will be encountered more than 50 times per day across the installed base. A test with a 50 % chance of encountering this bug in a one-hour run would need to increase that bug's probability of occurrence by more than ten orders of magnitude, which poses a severe challenge to today's testing methodologies. One important tool that can sometimes be applied with good effect to such situations is formal verification, the subject of the next chapter.

Beware of bugs in the above code; I have only proved it correct, not tried it.

# Chapter 12

Donald Knuth

# **Formal Verification**

Parallel algorithms can be hard to write, and even harder to debug. Testing, though essential, is insufficient, as fatal race conditions can have extremely low probabilities of occurrence. Proofs of correctness can be valuable, but in the end are just as prone to human error as is the original algorithm. In addition, a proof of correctness cannot be expected to find errors in your assumptions, shortcomings in the requirements, misunderstandings of the underlying software or hardware primitives, or errors that you did not think to construct a proof for. This means that formal methods can never replace testing, however, formal methods are nevertheless a valuable addition to your validation toolbox.

It would be very helpful to have a tool that could somehow locate all race conditions. A number of such tools exist, for example, Section 12.1 provides an introduction to the general-purpose state-space search tools Promela and Spin, Section 12.2 similarly introduces the special-purpose ppcmem and cppmem tools, Section 12.3 looks at an example axiomatic approach, Section 12.4 briefly overviews SAT solvers, Section 12.5 briefly overviews stateless model checkers, Section 12.6 asks whether formal verification will ever be useful as part of regression-test suites, and finally Section 12.7 sums up use of formal-verification tools for verifying parallel algorithms.

# 12.1 General-Purpose State-Space Search

This section features the general-purpose Promela and spin tools, which may be used to carry out a full state-space search of many types of multi-threaded code. They are also quite useful for verifying data communication protocols. Section 12.1.1 introduces Promela and spin, including a couple of warm-up exercises verifying both non-

atomic and atomic increment. Section 12.1.2 describes use of Promela, including example command lines and a comparison of Promela syntax to that of C. Section 12.1.3 shows how Promela may be used to verify locking, 12.1.4 uses Promela to verify an unusual implementation of RCU named "QRCU", and finally Section 12.1.5 applies Promela to RCU's dyntick-idle implementation.

# 12.1.1 Promela and Spin

Promela is a language designed to help verify protocols, but which can also be used to verify small parallel algorithms. You recode your algorithm and correctness constraints in the C-like language Promela, and then use Spin to translate it into a C program that you can compile and run. The resulting program conducts a full state-space search of your algorithm, either verifying or finding counter-examples for assertions that you can include in your Promela program.

This full-state search can be extremely powerful, but can also be a two-edged sword. If your algorithm is too complex or your Promela implementation is careless, there might be more states than fit in memory. Furthermore, even given sufficient memory, the state-space search might well run for longer than the expected lifetime of the universe. Therefore, use this tool for compact but complex parallel algorithms. Attempts to naively apply it to even moderate-scale algorithms (let alone the full Linux kernel) will end badly.

Promela and Spin may be downloaded from http://spinroot.com/spin/whatispin.html.

The above site also gives links to Gerard Holzmann's excellent book [Hol03] on Promela and Spin, as well as searchable online references starting at: http://www.spinroot.com/spin/Man/index.html.

The remainder of this section describes how to use Promela to debug parallel algorithms, starting with simple

Listing 12.1: Promela Code for Non-Atomic Increment

```
1 #define NUMPROCS 2
 3 byte counter = 0:
 4 byte progress[NUMPROCS];
   proctype incrementer(byte me)
 8
     int temp;
9
10
     temp = counter;
11
     counter = temp + 1;
12
     progress[me] = 1;
13 }
14
15 init {
16
     int i = 0;
17
     int sum = 0;
18
19
     atomic {
       i = 0;
20
21
       do
       :: i < NUMPROCS ->
22
23
         progress[i] = 0;
         run incrementer(i);
25
       :: i >= NUMPROCS -> break
27
       od;
     }
29
     atomic {
       i = 0:
31
       sum = 0;
32
       do
       :: i < NUMPROCS ->
33
34
         sum = sum + progress[i];
35
       :: i >= NUMPROCS -> break
36
       od:
       assert(sum < NUMPROCS || counter == NUMPROCS)</pre>
39
     }
40 }
```

examples and progressing to more complex uses.

# 12.1.1.1 Promela Warm-Up: Non-Atomic Increment

Listing 12.1 demonstrates the textbook race condition resulting from non-atomic increment. Line 1 defines the number of processes to run (we will vary this to see the effect on state space), line 3 defines the counter, and line 4 is used to implement the assertion that appears on lines 29-39.

Lines 6-13 define a process that increments the counter non-atomically. The argument me is the process number, set by the initialization block later in the code. Because simple Promela statements are each assumed atomic, we must break the increment into the two statements on lines 10-11. The assignment on line 12 marks the process's completion. Because the Spin system will fully search the state space, including all possible sequences of states, there is no need for the loop that would be used for

conventional testing.

Lines 15-40 are the initialization block, which is executed first. Lines 19-28 actually do the initialization, while lines 29-39 perform the assertion. Both are atomic blocks in order to avoid unnecessarily increasing the state space: because they are not part of the algorithm proper, we lose no verification coverage by making them atomic.

The do-od construct on lines 21-27 implements a Promela loop, which can be thought of as a C for (;;) loop containing a switch statement that allows expressions in case labels. The condition blocks (prefixed by ::) are scanned non-deterministically, though in this case only one of the conditions can possibly hold at a given time. The first block of the do-od from lines 22-25 initializes the i-th incrementer's progress cell, runs the i-th incrementer's process, and then increments the variable i. The second block of the do-od on line 26 exits the loop once these processes have been started.

The atomic block on lines 29-39 also contains a similar do-od loop that sums up the progress counters. The assert() statement on line 38 verifies that if all processes have been completed, then all counts have been correctly recorded.

You can build and run this program as follows:

```
spin -a increment.spin # Translate the model to C
cc -DSAFETY -o pan pan.c # Compile the model
./pan # Run the model
```

This will produce output as shown in Listing 12.2. The first line tells us that our assertion was violated (as expected given the non-atomic increment!). The second line that a trail file was written describing how the assertion was violated. The "Warning" line reiterates that all was not well with our model. The second paragraph describes the type of state-search being carried out, in this case for assertion violations and invalid end states. The third paragraph gives state-size statistics: this small model had only 45 states. The final line shows memory usage.

The trail file may be rendered human-readable as follows:

```
spin -t -p increment.spin
```

This gives the output shown in Listing 12.3. As can be seen, the first portion of the init block created both incrementer processes, both of which first fetched the counter, then both incremented and stored it, losing a count. The assertion then triggered, after which the global state is displayed.

#### Listing 12.2: Non-Atomic Increment spin Output

```
pan: assertion violated ((sum<2)||(counter==2)) (at depth 20)
pan: wrote increment.spin.trail
(Spin Version 4.2.5 -- 2 April 2005)
Warning: Search not completed
        + Partial Order Reduction
Full statespace search for:
       never claim
                                - (none specified)
        assertion violations
        cycle checks
                                - (disabled by -DSAFETY)
        invalid end states
State-vector 40 byte, depth reached 22, errors: 1
      45 states, stored
      13 states, matched
      58 transitions (= stored+matched)
     51 atomic steps
hash conflicts: 0 (resolved)
2.622 memory usage (Mbyte)
```

### Listing 12.3: Non-Atomic Increment Error Trail

```
Starting :init: with pid 0
 1: proc 0 (:init:) line 20 "increment.spin" (state 1) [i = 0]
 2: proc 0 (:init:) line 22 "increment.spin" (state 2) [((i<2))]
 2: proc 0 (:init:) line 23 "increment.spin" (state 3) [progress[i] = 0]
Starting incrementer with pid 1
 3: proc 0 (:init:) line 24 "increment.spin" (state 4) [(run incrementer(i))]
3: proc 0 (:init:) line 25 "increment.spin" (state 5) [i = (i+1)]
4: proc 0 (:init:) line 22 "increment.spin" (state 2) [((i<2))]
 4: proc 0 (:init:) line 23 "increment.spin" (state 3) [progress[i] = 0]
Starting incrementer with pid 2
 5: proc 0 (:init:) line 24 "increment.spin" (state 4) [(run incrementer(i))]
 5: proc 0 (:init:) line 25 "increment.spin" (state 5) [i = (i+1)]
 6: proc 0 (:init:) line 26 "increment.spin" (state 6) [((i>=2))]
 7: proc 0 (:init:) line 21 "increment.spin" (state 10) [break]
 8: proc 2 (incrementer) line 10 "increment.spin" (state 1) [temp = counter]
9: proc 1 (incrementer) line 10 "increment.spin" (state 1) [temp = counter]
10: proc 2 (incrementer) line 11 "increment.spin" (state 2) [counter = (temp+1)]
11: proc 2 (incrementer) line 12 "increment.spin" (state 3) [progress[me] = 1]
12: proc 2 terminates
13: proc 1 (incrementer) line 11 "increment.spin" (state 2) [counter = (temp+1)]
14: proc 1 (incrementer) line 12 "increment.spin" (state 3) [progress[me] = 1]
15: proc 1 terminates
16: proc 0 (:init:) line 30 "increment.spin" (state 12) [i = 0]
16: proc 0 (:init:) line 31 "increment.spin" (state 13) [sum = 0]
17: proc 0 (:init:) line 33 "increment.spin" (state 14) [((i<2))]
17: proc 0 (:init:) line 34 "increment.spin" (state 15) [sum = (sum+progress[i])]
17: proc 0 (:init:) line 35 "increment.spin" (state 16) [i = (i+1)]
18: proc 0 (:init:) line 33 "increment.spin" (state 14) [((i<2))]
18: proc 0 (:init:) line 34 "increment.spin" (state 15) [sum = (sum+progress[i])]
18: proc 0 (:init:) line 35 "increment.spin" (state 16) [i = (i+1)]
19: proc 0 (:init:) line 36 "increment.spin" (state 17) [((i>=2))]
20: proc 0 (:init:) line 32 "increment.spin" (state 21) [break]
spin: line 38 "increment.spin", Error: assertion violated
spin: text of failed assertion: assert(((sum<2)||(counter==2)))</pre>
21: proc 0 (:init:) line 38 "increment.spin" (state 22) [assert(((sum<2)||(counter==2)))]
spin: trail ends after 21 steps
#processes: 1
                counter = 1
                 progress[0] = 1
                 progress[1] = 1
21: proc 0 (:init:) line 40 "increment.spin" (state 24) <valid end state>
3 processes created
```

Table 12.1: Memory Usage of Increment Model

# incrementers	# states	megabytes
1	11	2.6
2	52	2.6
3	372	2.6
4	3,496	2.7
5	40,221	5.0
6	545,720	40.5
7	8,521,450	652.7

### 12.1.1.2 Promela Warm-Up: Atomic Increment

Listing 12.4: Promela Code for Atomic Increment

```
1 proctype incrementer(byte me)
2 {
3    int temp;
4
5    atomic {
6       temp = counter;
7       counter = temp + 1;
8    }
9    progress[me] = 1;
10 }
```

### Listing 12.5: Atomic Increment spin Output

```
(Spin Version 4.2.5 -- 2 April 2005)
        + Partial Order Reduction
Full statespace search for:
       never claim
                                - (none specified)
        assertion violations
        cvcle checks
                                - (disabled by -DSAFETY)
       invalid end states
State-vector 40 byte, depth reached 20, errors: 0
      52 states, stored
      21 states, matched
      73 transitions (= stored+matched)
     66 atomic steps
hash conflicts: 0 (resolved)
       memory usage (Mbyte)
unreached in proctype incrementer
        (0 of 5 states)
unreached in proctype :init:
        (0 of 24 states)
```

It is easy to fix this example by placing the body of the incrementer processes in an atomic blocks as shown in Listing 12.4. One could also have simply replaced the pair of statements with counter = counter + 1, because Promela statements are atomic. Either way, running this modified model gives us an error-free traversal of the state space, as shown in Listing 12.5.

Table 12.1 shows the number of states and memory consumed as a function of number of incrementers modeled (by redefining NUMPROCS):

Running unnecessarily large models is thus subtly discouraged, although 652 MB is well within the limits of modern desktop and laptop machines.

With this example under our belt, let's take a closer look at the commands used to analyze Promela models and then look at more elaborate examples.

### 12.1.2 How to Use Promela

Given a source file qrcu.spin, one can use the following commands:

# spin -a qrcu.spin

Create a file pan.c that fully searches the state machine.

### cc -DSAFETY -o pan pan.c

Compile the generated state-machine search. The -DSAFETY generates optimizations that are appropriate if you have only assertions (and perhaps never statements). If you have liveness, fairness, or forward-progress checks, you may need to compile without -DSAFETY. If you leave off -DSAFETY when you could have used it, the program will let you know.

The optimizations produced by -DSAFETY greatly speed things up, so you should use it when you can. An example situation where you cannot use -DSAFETY is when checking for livelocks (AKA "non-progress cycles") via -DNP.

### ./pan

This actually searches the state space. The number of states can reach into the tens of millions with very small state machines, so you will need a machine with large memory. For example, qrcu.spin with 3 readers and 2 updaters required 2.7 GB of memory.

If you aren't sure whether your machine has enough memory, run top in one window and ./pan in another. Keep the focus on the ./pan window so that you can quickly kill execution if need be. As soon as CPU time drops much below 100%, kill ./pan. If you have removed focus from the window running ./pan, you may wait a long time for the windowing system to grab enough memory to do anything for you.

Don't forget to capture the output, especially if you are working on a remote machine.

If your model includes forward-progress checks, you will likely need to enable "weak fairness" via the -f

command-line argument to ./pan. If your forward-progress checks involve accept labels, you will also need the -a argument.

### spin -t -p qrcu.spin

Given trail file output by a run that encountered an error, output the sequence of steps leading to that error. The -g flag will also include the values of changed global variables, and the -1 flag will also include the values of changed local variables.

### 12.1.2.1 Promela Peculiarities

Although all computer languages have underlying similarities, Promela will provide some surprises to people used to coding in C, C++, or Java.

- In C, ";" terminates statements. In Promela it separates them. Fortunately, more recent versions of Spin have become much more forgiving of "extra" semicolons.
- 2. Promela's looping construct, the do statement, takes conditions. This do statement closely resembles a looping if-then-else statement.
- 3. In C's switch statement, if there is no matching case, the whole statement is skipped. In Promela's equivalent, confusingly called if, if there is no matching guard expression, you get an error without a recognizable corresponding error message. So, if the error output indicates an innocent line of code, check to see if you left out a condition from an if or do statement.
- 4. When creating stress tests in C, one usually races suspect operations against each other repeatedly. In Promela, one instead sets up a single race, because Promela will search out all the possible outcomes from that single race. Sometimes you do need to loop in Promela, for example, if multiple operations overlap, but doing so greatly increases the size of your state space.
- 5. In C, the easiest thing to do is to maintain a loop counter to track progress and terminate the loop. In Promela, loop counters must be avoided like the plague because they cause the state space to explode. On the other hand, there is no penalty for infinite loops in Promela as long as none of the variables monotonically increase or decrease—Promela will figure out how many passes through the loop really

- matter, and automatically prune execution beyond that point.
- 6. In C torture-test code, it is often wise to keep pertask control variables. They are cheap to read, and greatly aid in debugging the test code. In Promela, per-task control variables should be used only when there is no other alternative. To see this, consider a 5-task verification with one bit each to indicate completion. This gives 32 states. In contrast, a simple counter would have only six states, more than a five-fold reduction. That factor of five might not seem like a problem, at least not until you are struggling with a verification program possessing more than 150 million states consuming more than 10 GB of memory!
- 7. One of the most challenging things both in C torturetest code and in Promela is formulating good assertions. Promela also allows never claims that act sort of like an assertion replicated between every line of code.
- 8. Dividing and conquering is extremely helpful in Promela in keeping the state space under control. Splitting a large model into two roughly equal halves will result in the state space of each half being roughly the square root of the whole. For example, a million-state combined model might reduce to a pair of thousand-state models. Not only will Promela handle the two smaller models much more quickly with much less memory, but the two smaller algorithms are easier for people to understand.

# 12.1.2.2 Promela Coding Tricks

Promela was designed to analyze protocols, so using it on parallel programs is a bit abusive. The following tricks can help you to abuse Promela safely:

1. Memory reordering. Suppose you have a pair of statements copying globals x and y to locals r1 and r2, where ordering matters (e.g., unprotected by locks), but where you have no memory barriers. This can be modeled in Promela as follows:

```
1 if

2 :: 1 -> r1 = x;

3  r2 = y

4 :: 1 -> r2 = y;

5  r1 = x
```

#### **Listing 12.6:** Complex Promela Assertion

```
1 i = 0;

2 sum = 0;

3 do

4 :: i < N_QRCU_READERS ->

5 sum = sum + (readerstart[i] == 1 &&

6 readerprogress[i] == 1);

7 i++

8 :: i >= N_QRCU_READERS ->

9 assert(sum == 0);

10 break

11 od
```

Listing 12.7: Atomic Block for Complex Promela Assertion

```
1 atomic {
    i = 0:
3
     sum = 0;
 4
    do
     :: i < N_QRCU_READERS ->
5
       sum = sum + (readerstart[i] == 1 &&
 6
7
         readerprogress[i] == 1);
8
     :: i >= N_QRCU_READERS ->
9
10
       assert(sum == 0):
11
       break
12
    od
13 }
```

The two branches of the if statement will be selected nondeterministically, since they both are available. Because the full state space is searched, *both* choices will eventually be made in all cases.

Of course, this trick will cause your state space to explode if used too heavily. In addition, it requires you to anticipate possible reorderings.

 State reduction. If you have complex assertions, evaluate them under atomic. After all, they are not part of the algorithm. One example of a complex assertion (to be discussed in more detail later) is as shown in Listing 12.6.

There is no reason to evaluate this assertion nonatomically, since it is not actually part of the algorithm. Because each statement contributes to state, we can reduce the number of useless states by enclosing it in an atomic block as shown in Listing 12.7.

Promela does not provide functions. You must instead use C preprocessor macros. However, you must use them carefully in order to avoid combinatorial explosion.

Now we are ready for more complex examples.

Listing 12.8: Promela Code for Spinlock

```
1 #define spin_lock(mutex) \
 2
     do \
3
     :: 1 -> atomic { \
         if \
         :: mutex == 0 -> \
           mutex = 1; \
           break \
8
         :: else -> skip \
9
         fi \
       }
10
11
12
13 #define spin_unlock(mutex) \
```

# 12.1.3 Promela Example: Locking

Since locks are generally useful, spin\_lock() and spin\_unlock() macros are provided in lock.h, which may be included from multiple Promela models, as shown in Listing 12.8. The spin\_lock() macro contains an infinite do-od loop spanning lines 2-11, courtesy of the single guard expression of "1" on line 3. The body of this loop is a single atomic block that contains an if-fi statement. The if-fi construct is similar to the do-od construct, except that it takes a single pass rather than looping. If the lock is not held on line 5, then line 6 acquires it and line 7 breaks out of the enclosing do-od loop (and also exits the atomic block). On the other hand, if the lock is already held on line 8, we do nothing (skip), and fall out of the if-fi and the atomic block so as to take another pass through the outer loop, repeating until the lock is available.

The spin\_unlock() macro simply marks the lock as no longer held.

Note that memory barriers are not needed because Promela assumes full ordering. In any given Promela state, all processes agree on both the current state and the order of state changes that caused us to arrive at the current state. This is analogous to the "sequentially consistent" memory model used by a few computer systems (such as 1990s MIPS and PA-RISC). As noted earlier, and as will be seen in a later example, weak memory ordering must be explicitly coded.

These macros are tested by the Promela code shown in Listing 12.9. This code is similar to that used to test the increments, with the number of locking processes defined by the N\_LOCKERS macro definition on line 3. The mutex itself is defined on line 5, an array to track the lock owner on line 6, and line 7 is used by assertion code to verify that only one process holds the lock.

The locker process is on lines 9-18, and simply loops forever acquiring the lock on line 13, claiming it on line 14, unclaiming it on line 15, and releasing it on

Listing 12.9: Promela Code to Test Spinlocks

```
1 #include "lock.h'
 3 #define N LOCKERS 3
 5 bit mutex = 0:
 6 bit havelock[N_LOCKERS];
 7 int sum;
9 proctype locker(byte me)
10 {
11
    do
     :: 1 ->
12
13
       spin_lock(mutex);
14
       havelock[me] = 1;
15
       havelock[me] = 0;
16
       spin_unlock(mutex)
17
18 }
19
20 init {
21
    int j;
23
24 end: do
25
    :: i < N_LOCKERS ->
       havelock[i] = 0;
27
       run locker(i);
28
      i++
     :: i >= N_LOCKERS ->
29
30
       sum = 0;
31
       j = 0;
32
       atomic {
33
         do
34
         :: j < N_LOCKERS ->
35
           sum = sum + havelock[j];
           j = j + 1
36
         :: j >= N_LOCKERS ->
37
38
           break
39
         od
40
41
       assert(sum <= 1):
42
       break
43
     od
44 }
```

line 16.

The init block on lines 20-44 initializes the current locker's havelock array entry on line 26, starts the current locker on line 27, and advances to the next locker on line 28. Once all locker processes are spawned, the dood loop moves to line 29, which checks the assertion. Lines 30 and 31 initialize the control variables, lines 32-40 atomically sum the havelock array entries, line 41 is the assertion, and line 42 exits the loop.

We can run this model by placing the two code fragments of Listings 12.8 and 12.9 into files named lock.h and lock.spin, respectively, and then running the following commands:

```
spin -a lock.spin
cc -DSAFETY -o pan pan.c
./pan
```

The output will look something like that shown in List-

Listing 12.10: Output for Spinlock Test

```
(Spin Version 4.2.5 -- 2 April 2005)
        + Partial Order Reduction
Full statespace search for:
        never claim
                                 - (none specified)
        assertion violations
        cycle checks
                                - (disabled by -DSAFETY)
        invalid end states
State-vector 40 byte, depth reached 357, errors: 0
     564 states, stored
     929 states, matched
    1493 transitions (= stored+matched)
     368 atomic steps
hash conflicts: 0 (resolved)
2.622 memory usage (Mbyte)
unreached in proctype locker
        line 18, state 20, "-end-"
        (1 of 20 states)
unreached in proctype :init:
        (0 of 22 states)
```

ing 12.10. As expected, this run has no assertion failures ("errors: 0").

**Quick Quiz 12.1:** Why is there an unreached statement in locker? After all, isn't this a *full* state-space search? ■

**Quick Quiz 12.2:** What are some Promela code-style issues with this example? ■

# 12.1.4 Promela Example: QRCU

This final example demonstrates a real-world use of Promela on Oleg Nesterov's QRCU [Nes06a, Nes06b], but modified to speed up the synchronize\_qrcu() fast-path.

But first, what is ORCU?

QRCU is a variant of SRCU [McK06] that trades somewhat higher read overhead (atomic increment and decrement on a global variable) for extremely low grace-period latencies. If there are no readers, the grace period will be detected in less than a microsecond, compared to the multi-millisecond grace-period latencies of most other RCU implementations.

- There is a qrcu\_struct that defines a QRCU domain. Like SRCU (and unlike other variants of RCU)
   QRCU's action is not global, but instead focused on
   the specified qrcu\_struct.
- There are qrcu\_read\_lock() and qrcu\_read\_unlock() primitives that delimit QRCU read-side critical sections. The corresponding qrcu\_struct must be passed into these primitives, and the return value from qrcu\_read\_lock() must be passed to qrcu\_read\_unlock().

For example:

```
idx = qrcu_read_lock(&my_qrcu_struct);
/* read-side critical section. */
qrcu_read_unlock(&my_qrcu_struct, idx);
```

3. There is a synchronize\_qrcu() primitive that blocks until all pre-existing QRCU read-side critical sections complete, but, like SRCU's synchronize\_srcu(), QRCU's synchronize\_qrcu() need wait only for those read-side critical sections that are using the same qrcu struct.

For example, synchronize\_qrcu(&your\_qrcu\_struct) would *not* need to wait on the earlier QRCU read-side critical section. In contrast, synchronize\_qrcu(&my\_qrcu\_struct) would need to wait, since it shares the same qrcu\_struct.

A Linux-kernel patch for QRCU has been produced [McK07b], but has not yet been included in the Linux kernel as of April 2008.

Listing 12.11: QRCU Global Variables

```
1 #include "lock.h"
2
3 #define N_QRCU_READERS 2
4 #define N_QRCU_UPDATERS 2
5
6 bit idx = 0;
7 byte ctr[2];
8 byte readerprogress[N_QRCU_READERS];
9 bit mutex = 0;
```

Returning to the Promela code for QRCU, the global variables are as shown in Listing 12.11. This example uses locking, hence including lock.h. Both the number of readers and writers can be varied using the two #define statements, giving us not one but two ways to create combinatorial explosion. The idx variable controls which of the two elements of the ctr array will be used by readers, and the readerprogress variable allows an assertion to determine when all the readers are finished (since a QRCU update cannot be permitted to complete until all pre-existing readers have completed their QRCU read-side critical sections). The readerprogress array elements have values as follows, indicating the state of the corresponding reader:

- 0: not yet started.
- 1: within QRCU read-side critical section.
- 2: finished with QRCU read-side critical section.

Finally, the mutex variable is used to serialize updaters' slowpaths.

Listing 12.12: QRCU Reader Process

```
1 proctype qrcu_reader(byte me)
 2
 3
     int myidx;
5
     do
     :: 1 ->
 6
       myidx = idx;
 8
       atomic {
9
         :: ctr[myidx] > 0 ->
10
11
           ctr[myidx]++;
12
           break
13
          :: else -> skip
14
15
16
     od;
17
     readerprogress[me] = 1;
18
     readerprogress[me] = 2;
     atomic { ctr[myidx]-- }
20 }
```

QRCU readers are modeled by the qrcu\_reader() process shown in Listing 12.12. A do-od loop spans lines 5-16, with a single guard of "1" on line 6 that makes it an infinite loop. Line 7 captures the current value of the global index, and lines 8-15 atomically increment it (and break from the infinite loop) if its value was nonzero (atomic\_inc\_not\_zero()). Line 17 marks entry into the RCU read-side critical section, and line 18 marks exit from this critical section, both lines for the benefit of the assert() statement that we shall encounter later. Line 19 atomically decrements the same counter that we incremented, thereby exiting the RCU read-side critical section.

Listing 12.13: QRCU Unordered Summation

```
1 #define sum_unordered \
     atomic { \
       do \
       :: 1 -> \
         sum = ctr[0]; \
         i = 1; \
         break \
        :: 1 -> \
         sum = ctr[1]; \
         i = 0; \setminus
10
11
         break \
12
       od; \
     } \
13
     sum = sum + ctr[i]
```

The C-preprocessor macro shown in Listing 12.13 sums the pair of counters so as to emulate weak memory ordering. Lines 2-13 fetch one of the counters, and line 14 fetches the other of the pair and sums them. The atomic block consists of a single do-od statement. This do-od statement (spanning lines 3-12) is unusual in that it contains two unconditional branches with guards on lines 4 and 8, which causes Promela to non-deterministically

choose one of the two (but again, the full state-space search causes Promela to eventually make all possible choices in each applicable situation). The first branch fetches the zero-th counter and sets i to 1 (so that line 14 will fetch the first counter), while the second branch does the opposite, fetching the first counter and setting i to 0 (so that line 14 will fetch the second counter).

**Quick Quiz 12.3:** Is there a more straightforward way to code the do-od statement? ■

With the sum\_unordered macro in place, we can now proceed to the update-side process shown in Listing 12.14. The update-side process repeats indefinitely, with the corresponding do-od loop ranging over lines 7-57. Each pass through the loop first snapshots the global readerprogress array into the local readerstart array on lines 12-21. This snapshot will be used for the assertion on line 53. Line 23 invokes sum\_unordered, and then lines 24-27 re-invoke sum\_unordered if the fastpath is potentially usable.

Lines 28-40 execute the slowpath code if need be, with lines 30 and 38 acquiring and releasing the update-side lock, lines 31-33 flipping the index, and lines 34-37 waiting for all pre-existing readers to complete.

Lines 44-56 then compare the current values in the readerprogress array to those collected in the readerstart array, forcing an assertion failure should any readers that started before this update still be in progress.

**Quick Quiz 12.4:** Why are there atomic blocks at lines 12-21 and lines 44-56, when the operations within those atomic blocks have no atomic implementation on any current production microprocessor? ■

**Quick Quiz 12.5:** Is the re-summing of the counters on lines 24-27 *really* necessary? ■

All that remains is the initialization block shown in Listing 12.15. This block simply initializes the counter pair on lines 5-6, spawns the reader processes on lines 7-14, and spawns the updater processes on lines 15-21. This is all done within an atomic block to reduce state space.

### 12.1.4.1 Running the QRCU Example

To run the QRCU example, combine the code fragments in the previous section into a single file named qrcu. spin, and place the definitions for spin\_lock() and spin\_unlock() into a file named lock.h. Then use the following commands to build and run the QRCU model:

```
spin -a qrcu.spin
cc -DSAFETY -o pan pan.c
./pan
```

### Listing 12.14: QRCU Updater Process

```
1 proctype qrcu_updater(byte me)
 3
     byte readerstart[N_QRCU_READERS];
 5
 6
     do
 8
     :: 1 ->
9
10
       /* Snapshot reader state. */
11
12
13
14
         do
15
         :: i < N_QRCU_READERS ->
16
           readerstart[i] = readerprogress[i];
17
         :: i >= N_QRCU_READERS ->
18
19
           break
20
         od
21
22
23
       sum unordered;
24
       if
25
       :: sum <= 1 -> sum unordered
26
       :: else -> skip
27
       fi:
28
       if
29
       :: sum > 1 ->
30
         spin lock(mutex):
31
         atomic { ctr[!idx]++ }
32
         idx = !idx:
33
         atomic { ctr[!idx]-- }
34
         do
         :: ctr[!idx] > 0 -> skip
35
         :: ctr[!idx] == 0 -> break
36
37
         od:
38
         spin_unlock(mutex);
39
       :: else -> skip
40
       fi:
41
42
       /* Verify reader progress. */
43
44
       atomic {
45
         i = 0;
46
         sum = 0:
47
         :: i < N_QRCU_READERS ->
48
49
           sum = sum + (readerstart[i] == 1 &&
50
                   readerprogress[i] == 1);
51
52
          :: i >= N_QRCU_READERS ->
53
           assert(sum == 0);
54
           break
55
56
57
```

### Listing 12.15: QRCU Initialization Process

```
1 init {
     int i;
 3
     atomic {
       ctr[idx] = 1;
 5
 6
       ctr[!idx] = 0;
       i = 0;
 8
 9
       :: i < N_QRCU_READERS ->
10
         readerprogress[i] = 0;
         run qrcu_reader(i);
11
12
13
       :: i >= N_QRCU_READERS -> break
       i = 0;
16
17
       :: i < N_QRCU_UPDATERS ->
         run qrcu_updater(i);
       :: i >= N_QRCU_UPDATERS -> break
21
```

Table 12.2: Memory Usage of QRCU Model

updaters	readers	# states	MB
1	1	376	2.6
1	2	6,177	2.9
1	3	82,127	7.5
2	1	29,399	4.5
2	2	1,071,180	75.4
2	3	33,866,700	2,715.2
3	1	258,605	22.3
3	2	169,533,000	14,979.9

The resulting output shows that this model passes all of the cases shown in Table 12.2. Now, it would be nice to run the case with three readers and three updaters, however, simple extrapolation indicates that this will require on the order of a terabyte of memory best case. So, what to do? Here are some possible approaches:

- 1. See whether a smaller number of readers and updaters suffice to prove the general case.
- 2. Manually construct a proof of correctness.
- 3. Use a more capable tool.
- 4. Divide and conquer.

The following sections discuss each of these approaches.

# **12.1.4.2** How Many Readers and Updaters Are Really Needed?

One approach is to look carefully at the Promela code for qrcu\_updater() and notice that the only global state change is happening under the lock. Therefore, only one updater at a time can possibly be modifying state visible to either readers or other updaters. This means that any sequences of state changes can be carried out serially by a single updater due to the fact that Promela does a full state-space search. Therefore, at most two updaters are required: one to change state and a second to become confused.

The situation with the readers is less clear-cut, as each reader does only a single read-side critical section then terminates. It is possible to argue that the useful number of readers is limited, due to the fact that the fastpath must see at most a zero and a one in the counters. This is a fruitful avenue of investigation, in fact, it leads to the full proof of correctness described in the next section.

# 12.1.4.3 Alternative Approach: Proof of Correctness

An informal proof [McK07b] follows:

- For synchronize\_qrcu() to exit too early, then by definition there must have been at least one reader present during synchronize\_qrcu()'s full execution.
- 2. The counter corresponding to this reader will have been at least 1 during this time interval.
- 3. The synchronize\_qrcu() code forces at least one of the counters to be at least 1 at all times.
- 4. Therefore, at any given point in time, either one of the counters will be at least 2, or both of the counters will be at least one.
- 5. However, the synchronize\_qrcu() fastpath code can read only one of the counters at a given time. It is therefore possible for the fastpath code to fetch the first counter while zero, but to race with a counter flip so that the second counter is seen as one.
- There can be at most one reader persisting through such a race condition, as otherwise the sum would be two or greater, which would cause the updater to take the slowpath.

- But if the race occurs on the fastpath's first read of the counters, and then again on its second read, there have to have been two counter flips.
- 8. Because a given updater flips the counter only once, and because the update-side lock prevents a pair of updaters from concurrently flipping the counters, the only way that the fastpath code can race with a flip twice is if the first updater completes.
- 9. But the first updater will not complete until after all pre-existing readers have completed.
- 10. Therefore, if the fastpath races with a counter flip twice in succession, all pre-existing readers must have completed, so that it is safe to take the fastpath.

Of course, not all parallel algorithms have such simple proofs. In such cases, it may be necessary to enlist more capable tools.

## 12.1.4.4 Alternative Approach: More Capable Tools

Although Promela and Spin are quite useful, much more capable tools are available, particularly for verifying hardware. This means that if it is possible to translate your algorithm to the hardware-design VHDL language, as it often will be for low-level parallel algorithms, then it is possible to apply these tools to your code (for example, this was done for the first realtime RCU algorithm). However, such tools can be quite expensive.

Although the advent of commodity multiprocessing might eventually result in powerful free-software modelcheckers featuring fancy state-space-reduction capabilities, this does not help much in the here and now.

As an aside, there are Spin features that support approximate searches that require fixed amounts of memory, however, I have never been able to bring myself to trust approximations when verifying parallel algorithms.

Another approach might be to divide and conquer.

# 12.1.4.5 Alternative Approach: Divide and Conquer

It is often possible to break down a larger parallel algorithm into smaller pieces, which can then be proven separately. For example, a 10-billion-state model might be broken into a pair of 100,000-state models. Taking this approach not only makes it easier for tools such as Promela to verify your algorithms, it can also make your algorithms easier to understand.

### 12.1.4.6 Is QRCU Really Correct?

Is QRCU really correct? We have a Promela-based mechanical proof and a by-hand proof that both say that it is. However, a recent paper by Alglave et al. [AKT13] says otherwise (see Section 5.1 of the paper at the bottom of page 12). Which is it?

It turns out that both are correct! When QRCU was added to a suite of formal-verification benchmarks, its memory barriers were omitted, thus resulting in a buggy version of QRCU. So the real news here is that a number of formal-verification tools incorrectly proved this buggy QRCU correct. And this is why formal-verification tools themselves should be tested using bug-injected versions of the code being verified. If a given tool cannot find the injected bugs, then that tool is clearly untrustworthy.

**Quick Quiz 12.6:** But different formal-verification tools are often designed to locate particular classes of bugs. For example, very few formal-verification tools will find an error in the specification. So isn't this "clearly untrustworthy" judgment a bit harsh? ■

Therefore, if you do intend to use QRCU, please take care. Its proofs of correctness might or might not themselves be correct. Which is one reason why formal verification is unlikely to completely replace testing, as Donald Knuth pointed out so long ago.

**Quick Quiz 12.7:** Given that we have two independent proofs of correctness for the QRCU algorithm described herein, and given that the proof of incorrectness covers what is known to be a different algorithm, why is there any room for doubt?

# 12.1.5 Promela Parable: dynticks and Preemptible RCU

In early 2008, a preemptible variant of RCU was accepted into mainline Linux in support of real-time workloads, a variant similar to the RCU implementations in the -rt patchset [Mol05] since August 2005. Preemptible RCU is needed for real-time workloads because older RCU implementations disable preemption across RCU read-side critical sections, resulting in excessive real-time latencies.

However, one disadvantage of the older -rt implementation was that each grace period requires work to be done on each CPU, even if that CPU is in a low-power "dynticks-idle" state, and thus incapable of executing RCU read-side critical sections. The idea behind the dynticks-idle state is that idle CPUs should be physically powered down in order to conserve energy. In short, preemptible RCU can disable a valuable energy-conservation feature

of recent Linux kernels. Although Josh Triplett and Paul McKenney had discussed some approaches for allowing CPUs to remain in low-power state throughout an RCU grace period (thus preserving the Linux kernel's ability to conserve energy), matters did not come to a head until Steve Rostedt integrated a new dyntick implementation with preemptible RCU in the -rt patchset.

This combination caused one of Steve's systems to hang on boot, so in October, Paul coded up a dynticks-friendly modification to preemptible RCU's grace-period processing. Steve coded up rcu\_irq\_enter() and rcu\_irq\_exit() interfaces called from the irq\_enter() and irq\_exit() interrupt entry/exit functions. These rcu\_irq\_enter() and rcu\_irq\_exit() functions are needed to allow RCU to reliably handle situations where a dynticks-idle CPUs is momentarily powered up for an interrupt handler containing RCU read-side critical sections. With these changes in place, Steve's system booted reliably, but Paul continued inspecting the code periodically on the assumption that we could not possibly have gotten the code right on the first try.

Paul reviewed the code repeatedly from October 2007 to February 2008, and almost always found at least one bug. In one case, Paul even coded and tested a fix before realizing that the bug was illusory, and in fact in all cases, the "bug" turned out to be illusory.

Near the end of February, Paul grew tired of this game. He therefore decided to enlist the aid of Promela and spin [Hol03], as described in Chapter 12. The following presents a series of seven increasingly realistic Promela models, the last of which passes, consuming about 40 GB of main memory for the state space.

More important, Promela and Spin did find a very subtle bug for me!

**Quick Quiz 12.8:** Yeah, that's just great! Now, just what am I supposed to do if I don't happen to have a machine with 40 GB of main memory??? ■

Still better would be to come up with a simpler and faster algorithm that has a smaller state space. Even better would be an algorithm so simple that its correctness was obvious to the casual observer!

Section 12.1.5.1 gives an overview of preemptible RCU's dynticks interface, Section 12.1.6, and Section 12.1.6.8 lists lessons (re)learned during this effort.

# 12.1.5.1 Introduction to Preemptible RCU and dynticks

The per-CPU dynticks\_progress\_counter variable is central to the interface between dynticks and pre-

emptible RCU. This variable has an even value whenever the corresponding CPU is in dynticks-idle mode, and an odd value otherwise. A CPU exits dynticks-idle mode for the following three reasons:

- 1. to start running a task,
- 2. when entering the outermost of a possibly nested set of interrupt handlers, and
- 3. when entering an NMI handler.

Preemptible RCU's grace-period machinery samples the value of the dynticks\_progress\_counter variable in order to determine when a dynticks-idle CPU may safely be ignored.

The following three sections give an overview of the task interface, the interrupt/NMI interface, and the use of the dynticks\_progress\_counter variable by the grace-period machinery.

### 12.1.5.2 Task Interface

When a given CPU enters dynticks-idle mode because it has no more tasks to run, it invokes rcu\_enter\_nohz():

This function simply increments dynticks\_progress\_counter and checks that the result is even, but first executing a memory barrier to ensure that any other CPU that sees the new value of dynticks\_progress\_counter will also see the completion of any prior RCU read-side critical sections.

Similarly, when a CPU that is in dynticks-idle mode prepares to start executing a newly runnable task, it invokes rcu\_exit\_nohz():

This function again increments dynticks\_progress\_counter, but follows it with a memory barrier to ensure that if any other CPU sees the result of any subsequent RCU read-side critical section, then

that other CPU will also see the incremented value of dynticks\_progress\_counter. Finally, rcu\_exit\_nohz() checks that the result of the increment is an odd value.

The rcu\_enter\_nohz() and rcu\_exit\_nohz() functions handle the case where a CPU enters and exits dynticks-idle mode due to task execution, but does not handle interrupts, which are covered in the following section.

### 12.1.5.3 Interrupt Interface

The rcu\_irq\_enter() and rcu\_irq\_exit() functions handle interrupt/NMI entry and exit, respectively. Of course, nested interrupts must also be properly accounted for. The possibility of nested interrupts is handled by a second per-CPU variable, rcu\_update\_flag, which is incremented upon entry to an interrupt or NMI handler (in rcu\_irq\_enter()) and is decremented upon exit (in rcu\_irq\_exit()). In addition, the pre-existing in\_interrupt() primitive is used to distinguish between an outermost or a nested interrupt/NMI.

Interrupt entry is handled by the rcu\_irq\_enter() shown below:

```
1 void rcu_irq_enter(void)
     int cpu = smp_processor_id();
 5
     if (per cpu(rcu update flag, cpu))
      per_cpu(rcu_update_flag, cpu)++;
 6
     if (!in interrupt() &&
         (per_cpu(dynticks_progress_counter,
 8
 9
                  cpu) & 0x1) == 0) {
10
       per_cpu(dynticks_progress_counter, cpu)++;
11
       smp_mb();
       per_cpu(rcu_update_flag, cpu)++;
12
    }
13
14 }
```

Line 3 fetches the current CPU's number, while lines 5 and 6 increment the rcu\_update\_flag nesting counter if it is already non-zero. Lines 7-9 check to see whether we are the outermost level of interrupt, and, if so, whether dynticks\_progress\_counter needs to be incremented. If so, line 10 increments dynticks\_progress\_counter, line 11 executes a memory barrier, and line 12 increments rcu\_update\_flag. As with rcu\_exit\_nohz(), the memory barrier ensures that any other CPU that sees the effects of an RCU read-side critical section in the interrupt handler (following the rcu\_irq\_enter() invocation) will also see the increment of dynticks\_progress\_counter.

Quick Quiz 12.9: Why not simply increment rcu\_update\_flag, and then only increment dynticks\_

progress\_counter if the old value of rcu\_update\_flag was zero??? ■

Quick Quiz 12.10: But if line 7 finds that we are the outermost interrupt, wouldn't we *always* need to increment dynticks\_progress\_counter?

Interrupt exit is handled similarly by rcu\_irq\_ exit():

```
1 void rcu_irq_exit(void)
     int cpu = smp_processor_id();
     if (per_cpu(rcu_update_flag, cpu)) {
       if (--per_cpu(rcu_update_flag, cpu))
         return:
8
       WARN_ON(in_interrupt());
9
       smp mb();
10
       per_cpu(dynticks_progress_counter, cpu)++;
11
       WARN_ON(per_cpu(dynticks_progress_counter,
12
                       cpu) & 0x1);
13
    }
```

Line 3 fetches the current CPU's number, as before. Line 5 checks to see if the rcu\_update\_flag is nonzero, returning immediately (via falling off the end of the function) if not. Otherwise, lines 6 through 12 come into play. Line 6 decrements rcu\_update\_flag, returning if the result is not zero. Line 8 verifies that we are indeed leaving the outermost level of nested interrupts, line 9 executes a memory barrier, line 10 increments dynticks\_progress\_counter, and lines 11 and 12 verify that this variable is now even. As with rcu\_enter\_nohz(), the memory barrier ensures that any other CPU that sees the increment of dynticks\_progress\_counter will also see the effects of an RCU read-side critical section in the interrupt handler (preceding the rcu\_irq\_exit() invocation).

These two sections have described how the dynticks\_progress\_counter variable is maintained during entry to and exit from dynticks-idle mode, both by tasks and by interrupts and NMIs. The following section describes how this variable is used by preemptible RCU's grace-period machinery.

## 12.1.5.4 Grace-Period Interface

Of the four preemptible RCU grace-period states shown in Figure 12.1, only the rcu\_try\_flip\_waitack\_state() and rcu\_try\_flip\_waitmb\_state() states need to wait for other CPUs to respond.

Of course, if a given CPU is in dynticks-idle state, we shouldn't wait for it. Therefore, just before entering one of these two states, the preceding state takes a snapshot of each CPU's dynticks\_progress\_counter variable,




Figure 12.1: Preemptible RCU State Machine

placing the snapshot in another per-CPU variable, rcu\_dyntick\_snapshot. This is accomplished by invoking dyntick\_save\_progress\_counter(), shown below:

```
1 static void dyntick_save_progress_counter(int cpu)
2 {
3    per_cpu(rcu_dyntick_snapshot, cpu) =
4    per_cpu(dynticks_progress_counter, cpu);
5 }
```

The rcu\_try\_flip\_waitack\_state() state invokes rcu\_try\_flip\_waitack\_needed(), shown below:

```
1 static inline int
2 rcu_try_flip_waitack_needed(int cpu)
3 {
    long curr;
5
    long snap:
    curr = per_cpu(dynticks_progress_counter, cpu);
8
    snap = per_cpu(rcu_dyntick_snapshot, cpu);
    smp_mb();
9
    if ((curr == snap) && ((curr & 0x1) == 0))
10
11
      return 0;
12
    if ((curr - snap) > 2 || (snap & 0x1) == 0)
13
      return 0:
14
    return 1;
```

Lines 7 and 8 pick up current and snapshot versions of dynticks\_progress\_counter, respectively. The

memory barrier on line 9 ensures that the counter checks in the later rcu\_try\_flip\_waitzero\_state() follow the fetches of these counters. Lines 10 and 11 return zero (meaning no communication with the specified CPU is required) if that CPU has remained in dynticks-idle state since the time that the snapshot was taken. Similarly, lines 12 and 13 return zero if that CPU was initially in dynticks-idle state or if it has completely passed through a dynticks-idle state. In both these cases, there is no way that that CPU could have retained the old value of the grace-period counter. If neither of these conditions hold, line 14 returns one, meaning that the CPU needs to explicitly respond.

For its part, the rcu\_try\_flip\_waitmb\_state() state invokes rcu\_try\_flip\_waitmb\_needed(), shown below:

```
1 static inline int
2 rcu_try_flip_waitmb_needed(int cpu)
3 {
    long curr;
5
    long snap;
6
     curr = per_cpu(dynticks_progress_counter, cpu);
8
     snap = per_cpu(rcu_dyntick_snapshot, cpu);
9
     smp_mb();
     if ((curr == snap) && ((curr & 0x1) == 0))
10
11
       return 0:
     if (curr != snap)
12
13
      return 0:
    return 1;
15 }
```

This is quite similar to rcu\_try\_flip\_waitack\_needed(), the difference being in lines 12 and 13, because any transition either to or from dynticks-idle state executes the memory barrier needed by the rcu\_try\_flip\_waitmb\_state() state.

We now have seen all the code involved in the interface between RCU and the dynticks-idle state. The next section builds up the Promela model used to verify this code.

**Quick Quiz 12.11:** Can you spot any bugs in any of the code in this section? ■

# 12.1.6 Validating Preemptible RCU and dynticks

This section develops a Promela model for the interface between dynticks and RCU step by step, with each of the following sections illustrating one step, starting with the process-level code, adding assertions, interrupts, and finally NMIs.

### **12.1.6.1** Basic Model

This section translates the process-level dynticks entry/exit code and the grace-period processing into Promela [Hol03]. We start with rcu\_exit\_nohz() and rcu\_enter\_nohz() from the 2.6.25-rc4 kernel, placing these in a single Promela process that models exiting and entering dynticks-idle mode in a loop as follows:

```
1 proctype dyntick_nohz()
 2 {
 3
     byte tmp;
     byte i = 0;
 4
 5
 6
     :: i >= MAX_DYNTICK_LOOP_NOHZ -> break;
 7
 8
     :: i < MAX_DYNTICK_LOOP_NOHZ ->
 9
       tmp = dynticks_progress_counter;
10
       atomic {
11
         dynticks_progress_counter = tmp + 1;
12
         assert((dynticks_progress_counter & 1) == 1);
13
14
       tmp = dynticks_progress_counter;
15
16
         dynticks_progress_counter = tmp + 1;
17
         assert((dynticks_progress_counter & 1) == 0);
       }
18
19
       i++;
20
     od;
21 }
```

Lines 6 and 20 define a loop. Line 7 exits the loop once the loop counter i has exceeded the limit MAX\_DYNTICK\_LOOP\_NOHZ. Line 8 tells the loop construct to execute lines 9-19 for each pass through the loop. Because the conditionals on lines 7 and 8 are exclusive of each other, the normal Promela random selection of true conditions is disabled. Lines 9 and 11 model rcu\_exit\_nohz()'s non-atomic increment of dynticks\_progress\_counter, while line 12 models the WARN\_ON(). The atomic construct simply reduces the Promela state space, given that the WARN\_ON() is not strictly speaking part of the algorithm. Lines 14-18 similarly models the increment and WARN\_ON() for rcu\_enter\_nohz(). Finally, line 19 increments the loop counter.

Each pass through the loop therefore models a CPU exiting dynticks-idle mode (for example, starting to execute a task), then re-entering dynticks-idle mode (for example, that same task blocking).

Quick Quiz 12.12: Why isn't the memory barrier in rcu\_exit\_nohz() and rcu\_enter\_nohz() modeled in Promela? ■

Quick Quiz 12.13: Isn't it a bit strange to model rcu\_exit\_nohz() followed by rcu\_enter\_nohz()? Wouldn't it be more natural to instead model entry before exit?

The next step is to model the interface to RCU's grace-period processing. For this, we

need to model dyntick\_save\_progress\_counter(), rcu\_try\_flip\_waitack\_needed(), rcu\_try\_flip\_waitmb\_needed(), as well as portions of rcu\_try\_flip\_waitmb(), all from the 2.6.25-rc4 kernel. The following grace\_period() Promela process models these functions as they would be invoked during a single pass through preemptible RCU's grace-period processing.

```
1 proctype grace_period()
2 {
3
     byte curr:
     byte snap;
 5
 6
     atomic {
       printf("MDLN = %d\n", MAX_DYNTICK_LOOP_NOHZ);
8
       snap = dynticks_progress_counter;
9
10
     do
     :: 1 ->
11
12
       atomic {
13
         curr = dynticks_progress_counter;
14
15
         :: (curr == snap) && ((curr & 1) == 0) ->
16
           break:
17
         :: (curr - snap) > 2 || (snap & 1) == 0 ->
18
19
         :: 1 -> skip;
20
         fi;
21
22
     od;
23
     snap = dynticks_progress_counter;
24
25
27
         curr = dynticks_progress_counter;
         :: (curr == snap) && ((curr & 1) == 0) ->
           break:
31
         :: (curr != snap) ->
32
           break;
33
         :: 1 -> skip;
34
         fi;
35
36
     od;
```

Lines 6-9 print out the loop limit (but only into the trail file in case of error) and models a line of code from rcu\_try\_flip\_idle() and its call to dyntick\_save\_progress\_counter(), which takes a snapshot of the current CPU's dynticks\_progress\_counter variable. These two lines are executed atomically to reduce state space.

Lines 10-22 model the relevant code in rcu\_try\_flip\_waitack() and its call to rcu\_try\_flip\_waitack\_needed(). This loop is modeling the grace-period state machine waiting for a counter-flip acknowledgement from each CPU, but only that part that interacts with dynticks-idle CPUs.

Line 23 models a line from rcu\_try\_flip\_waitzero() and its call to dyntick\_save\_progress\_

counter(), again taking a snapshot of the CPU's dynticks\_progress\_counter variable.

Finally, lines 24-36 model the relevant code in rcu\_try\_flip\_waitack() and its call to rcu\_try\_flip\_waitack\_needed(). This loop is modeling the grace-period state-machine waiting for each CPU to execute a memory barrier, but again only that part that interacts with dynticks-idle CPUs.

Quick Quiz 12.14: Wait a minute! In the Linux kernel, both dynticks\_progress\_counter and rcu\_dyntick\_snapshot are per-CPU variables. So why are they instead being modeled as single global variables?

The resulting model (dyntickRCU-base.spin), when run with the runspin.sh script, generates 691 states and passes without errors, which is not at all surprising given that it completely lacks the assertions that could find failures. The next section therefore adds safety assertions.

### 12.1.6.2 Validating Safety

A safe RCU implementation must never permit a grace period to complete before the completion of any RCU readers that started before the start of the grace period. This is modeled by a gp\_state variable that can take on three states as follows:

```
1 #define GP_IDLE      0
2 #define GP_WAITING      1
3 #define GP_DONE      2
4 byte gp_state = GP_DONE;
```

The grace\_period() process sets this variable as it progresses through the grace-period phases, as shown below:

```
proctype grace_period()
2 {
3
     byte curr;
4
     byte snap;
 5
 6
    gp_state = GP_IDLE;
      printf("MDLN = %d\n", MAX_DYNTICK_LOOP_NOHZ);
9
       snap = dynticks_progress_counter;
      gp_state = GP_WAITING;
10
11
12
    do
13
     :: 1 ->
15
         curr = dynticks_progress_counter;
16
         :: (curr == snap) && ((curr & 1) == 0) ->
18
          break;
         :: (curr - snap) > 2 || (snap & 1) == 0 ->
19
20
          break;
21
         :: 1 -> skip;
```

```
}
23
24
     od;
     gp_state = GP_DONE;
25
    gp_state = GP_IDLE;
27
      snap = dynticks_progress_counter;
29
      gp_state = GP_WAITING;
30
31
    do
     :: 1 ->
33
       atomic {
34
         curr = dynticks progress counter;
35
36
         :: (curr == snap) && ((curr & 1) == 0) ->
37
           break;
38
         :: (curr != snap) ->
39
          break;
40
         :: 1 -> skip:
41
         fi;
42
43
    od:
    gp_state = GP_DONE;
44
```

Lines 6, 10, 25, 26, 29, and 44 update this variable (combining atomically with algorithmic operations where feasible) to allow the dyntick\_nohz() process to verify the basic RCU safety property. The form of this verification is to assert that the value of the gp\_state variable cannot jump from GP\_IDLE to GP\_DONE during a time period over which RCU readers could plausibly persist.

**Quick Quiz 12.15:** Given there are a pair of back-to-back changes to gp\_state on lines 25 and 26, how can we be sure that line 25's changes won't be lost? ■

The dyntick\_nohz() Promela process implements this verification as shown below:

```
proctype dyntick nohz()
2
3
    byte tmp;
4
     byte i = 0:
    bit old_gp_idle;
5
6
     :: i >= MAX DYNTICK LOOP NOHZ -> break:
8
     :: i < MAX DYNTICK LOOP NOHZ ->
9
10
      tmp = dynticks_progress_counter;
11
       atomic {
12
         dynticks_progress_counter = tmp + 1;
         old_gp_idle = (gp_state == GP_IDLE);
13
14
         assert((dynticks_progress_counter & 1) == 1);
15
16
       atomic {
17
         tmp = dynticks_progress_counter;
18
         assert(!old_gp_idle ||
                gp_state != GP_DONE);
19
20
21
       atomic {
22
         dynticks_progress_counter = tmp + 1;
23
         assert((dynticks_progress_counter & 1) == 0);
24
      }
25
       i++;
26
    od;
27 }
```

Line 13 sets a new old\_gp\_idle flag if the value of the gp\_state variable is GP\_IDLE at the beginning of task

execution, and the assertion at lines 18 and 19 fire if the gp\_state variable has advanced to GP\_DONE during task execution, which would be illegal given that a single RCU read-side critical section could span the entire intervening time period.

The resulting model (dyntickRCU-base-s.spin), when run with the runspin.sh script, generates 964 states and passes without errors, which is reassuring. That said, although safety is critically important, it is also quite important to avoid indefinitely stalling grace periods. The next section therefore covers verifying liveness.

### 12.1.6.3 Validating Liveness

Although liveness can be difficult to prove, there is a simple trick that applies here. The first step is to make dyntick\_nohz() indicate that it is done via a dyntick\_nohz\_done variable, as shown on line 27 of the following:

```
proctype dyntick_nohz()
 2 {
     byte tmp;
     byte i = 0;
     bit old_gp_idle;
     :: i >= MAX_DYNTICK_LOOP_NOHZ -> break;
     :: i < MAX DYNTICK LOOP NOHZ ->
10
       tmp = dynticks_progress_counter;
       atomic {
11
         dynticks_progress_counter = tmp + 1;
13
         old_gp_idle = (gp_state == GP_IDLE);
14
         assert((dynticks_progress_counter & 1) == 1);
15
16
17
         tmp = dynticks_progress_counter;
18
         assert(!old gp idle ||
                gp_state != GP_DONE);
19
20
21
       atomic {
22
         dynticks_progress_counter = tmp + 1;
23
         assert((dynticks_progress_counter & 1) == 0);
24
25
       i++:
26
     od;
27
     dyntick_nohz_done = 1;
```

With this variable in place, we can add assertions to grace\_period() to check for unnecessary blockage as follows:

```
1 proctype grace_period()
2 {
3    byte curr;
4    byte snap;
5    bit shouldexit;
6
7    gp_state = GP_IDLE;
8    atomic {
9        printf("MDLN = %d\n", MAX_DYNTICK_LOOP_NOHZ);
10    shouldexit = 0;
```

```
snap = dynticks_progress_counter;
       gp_state = GP_WAITING;
12
    }
13
14
     do
15
     :: 1 ->
16
       atomic {
17
         assert(!shouldexit):
18
         shouldexit = dyntick_nohz_done;
19
         curr = dynticks_progress_counter;
21
         :: (curr == snap) && ((curr & 1) == 0) ->
22
           break;
23
         :: (curr - snap) > 2 || (snap & 1) == 0 ->
          break;
25
         :: else -> skip;
26
         fi:
27
       }
28
     od:
29
     gp_state = GP_DONE;
     gp_state = GP_IDLE;
30
31
     atomic {
32
       shouldexit = 0;
33
       snap = dvnticks progress counter:
       gp_state = GP_WAITING;
34
35
     }
36
     do
37
     :: 1 ->
38
       atomic {
39
         assert(!shouldexit):
40
         shouldexit = dyntick_nohz_done;
41
         curr = dynticks_progress_counter;
42
         if
         :: (curr == snap) && ((curr & 1) == 0) ->
43
44
           break:
45
         :: (curr != snap) ->
           break;
46
47
         :: else -> skip;
48
         fi;
49
       }
50
     od:
     gp_state = GP_DONE;
51
```

We have added the shouldexit variable on line 5, which we initialize to zero on line 10. Line 17 asserts that shouldexit is not set, while line 18 sets shouldexit to the dyntick\_nohz\_done variable maintained by dyntick\_nohz(). This assertion will therefore trigger if we attempt to take more than one pass through the wait-for-counter-flip-acknowledgement loop after dyntick\_nohz() has completed execution. After all, if dyntick\_nohz() is done, then there cannot be any more state changes to force us out of the loop, so going through twice in this state means an infinite loop, which in turn means no end to the grace period.

Lines 32, 39, and 40 operate in a similar manner for the second (memory-barrier) loop.

However, running this model (dyntickRCU-base-sl-busted.spin) results in failure, as line 23 is checking that the wrong variable is even. Upon failure, spin writes out a "trail" file (dyntickRCU-base-sl-busted.spin.trail), which records the sequence of states that lead to the failure. Use the spin -t -p -g -l dyntickRCU-base-sl-busted.spin command to

cause spin to retrace this sequence of states, printing the statements executed and the values of variables (dyntickRCU-base-sl-busted.spin.trail.txt). Note that the line numbers do not match the listing above due to the fact that spin takes both functions in a single file. However, the line numbers do match the full model (dyntickRCU-base-sl-busted.spin).

We see that the dyntick\_nohz() process completed at step 34 (search for "34:"), but that the grace\_period() process nonetheless failed to exit the loop. The value of curr is 6 (see step 35) and that the value of snap is 5 (see step 17). Therefore the first condition on line 21 above does not hold because curr != snap, and the second condition on line 23 does not hold either because snap is odd and because curr is only one greater than snap.

So one of these two conditions has to be incorrect. Referring to the comment block in rcu\_try\_flip\_waitack\_needed() for the first condition:

If the CPU remained in dynticks mode for the entire time and didn't take any interrupts, NMIs, SMIs, or whatever, then it cannot be in the middle of an rcu\_read\_lock(), so the next rcu\_read\_lock() it executes must use the new value of the counter. So we can safely pretend that this CPU already acknowledged the counter.

The first condition does match this, because if curr == snap and if curr is even, then the corresponding CPU has been in dynticks-idle mode the entire time, as required. So let's look at the comment block for the second condition:

If the CPU passed through or entered a dynticks idle phase with no active irq handlers, then, as above, we can safely pretend that this CPU already acknowledged the counter.

The first part of the condition is correct, because if curr and snap differ by two, there will be at least one even number in between, corresponding to having passed completely through a dynticks-idle phase. However, the second part of the condition corresponds to having *started* in dynticks-idle mode, not having *finished* in this mode. We therefore need to be testing curr rather than snap for being an even number.

The corrected C code is as follows:

```
1 static inline int
```

```
2 rcu_try_flip_waitack_needed(int cpu)
3 {
4  long curr;
5  long snap;
6
7  curr = per_cpu(dynticks_progress_counter, cpu);
8  snap = per_cpu(rcu_dyntick_snapshot, cpu);
9  smp_mb();
10  if ((curr == snap) && ((curr & 0x1) == 0))
11  return 0;
12  if ((curr - snap) > 2 || (curr & 0x1) == 0)
13  return 0;
14  return 1;
15 }
```

Lines 10-13 can now be combined and simplified, resulting in the following. A similar simplification can be applied to rcu\_try\_flip\_waitmb\_needed().

```
1 static inline int
2 rcu_try_flip_waitack_needed(int cpu)
3 {
4
    long curr;
5
    long snap;
    curr = per_cpu(dynticks_progress_counter, cpu);
    snap = per_cpu(rcu_dyntick_snapshot, cpu);
    smp_mb();
9
10 if ((curr - snap) >= 2 || (curr & 0x1) == 0)
      return 0;
11
12
    return 1;
13 }
```

Making the corresponding correction in the model (dyntickRCU-base-sl.spin) results in a correct verification with 661 states that passes without errors. However, it is worth noting that the first version of the liveness verification failed to catch this bug, due to a bug in the liveness verification itself. This liveness-verification bug was located by inserting an infinite loop in the grace\_period() process, and noting that the liveness-verification code failed to detect this problem!

We have now successfully verified both safety and liveness conditions, but only for processes running and blocking. We also need to handle interrupts, a task taken up in the next section.

### **12.1.6.4** Interrupts

There are a couple of ways to model interrupts in Promela:

- using C-preprocessor tricks to insert the interrupt handler between each and every statement of the dynticks\_nohz() process, or
- 2. modeling the interrupt handler with a separate pro-

A bit of thought indicated that the second approach would have a smaller state space, though it requires that

the interrupt handler somehow run atomically with respect to the dynticks\_nohz() process, but not with respect to the grace\_period() process.

Fortunately, it turns out that Promela permits you to branch out of atomic statements. This trick allows us to have the interrupt handler set a flag, and recode dynticks\_nohz() to atomically check this flag and execute only when the flag is not set. This can be accomplished with a C-preprocessor macro that takes a label and a Promela statement as follows:

```
1 #define EXECUTE_MAINLINE(label, stmt) \
2 label: skip; \
3    atomic { \
4         if \
5             :: in_dyntick_irq -> goto label; \
6             :: else -> stmt; \
7         fi; \
8    } \
```

One might use this macro as follows:

Line 2 of the macro creates the specified statement label. Lines 3-8 are an atomic block that tests the in\_dyntick\_irq variable, and if this variable is set (indicating that the interrupt handler is active), branches out of the atomic block back to the label. Otherwise, line 6 executes the specified statement. The overall effect is that mainline execution stalls any time an interrupt is active, as required.

### 12.1.6.5 Validating Interrupt Handlers

The first step is to convert dyntick\_nohz() to EXECUTE\_MAINLINE() form, as follows:

```
proctype dyntick_nohz()
 3
     byte tmp;
     byte i = 0;
    bit old_gp_idle;
     :: i >= MAX_DYNTICK_LOOP_NOHZ -> break;
 8
     :: i < MAX_DYNTICK_LOOP_NOHZ ->
       EXECUTE_MAINLINE(stmt1,
10
         tmp = dynticks_progress_counter)
11
       EXECUTE_MAINLINE(stmt2,
         dynticks_progress_counter = tmp + 1;
         old_gp_idle = (gp_state == GP_IDLE);
         assert((dynticks_progress_counter & 1) == 1))
15
16
       EXECUTE_MAINLINE(stmt3,
17
         tmp = dynticks_progress_counter;
         assert(!old_gp_idle ||
                gp_state != GP_DONE))
19
20
       EXECUTE_MAINLINE(stmt4,
         dynticks_progress_counter = tmp + 1;
         assert((dynticks_progress_counter & 1) == 0))
```

```
24 od;
25 dyntick_nohz_done = 1;
26 }
```

It is important to note that when a group of statements is passed to EXECUTE\_MAINLINE(), as in lines 12-15, all statements in that group execute atomically.

**Quick Quiz 12.16:** But what would you do if you needed the statements in a single EXECUTE\_MAINLINE() group to execute non-atomically? ■

Quick Quiz 12.17: But what if the dynticks\_nohz() process had "if" or "do" statements with conditions, where the statement bodies of these constructs needed to execute non-atomically? ■

The next step is to write a dyntick\_irq() process to model an interrupt handler:

```
1 proctype dyntick_irq()
     byte tmp;
     byte i = 0;
     bit old_gp_idle;
     :: i >= MAX_DYNTICK_LOOP_IRQ -> break;
8
     :: i < MAX_DYNTICK_LOOP_IRQ ->
10
      in_dyntick_irq = 1;
11
      if
12
       :: rcu_update_flag > 0 ->
13
          tmp = rcu_update_flag;
         rcu_update_flag = tmp + 1;
14
15
       :: else -> skip;
16
      fi;
17
      if
       :: !in interrupt &&
18
19
         (dynticks_progress_counter & 1) == 0 ->
20
         tmp = dynticks_progress_counter;
21
         dynticks_progress_counter = tmp + 1;
22
         tmp = rcu_update_flag;
23
         rcu_update_flag = tmp + 1;
24
       :: else -> skip;
25
       fi;
26
       tmp = in_interrupt;
27
       in_interrupt = tmp + 1;
       old_gp_idle = (gp_state == GP_IDLE);
28
29
       assert(!old_gp_idle || gp_state != GP_DONE);
30
       tmp = in_interrupt;
31
       in_interrupt = tmp - 1;
32
33
       :: rcu_update_flag != 0 ->
34
         tmp = rcu_update_flag;
35
         rcu_update_flag = tmp - 1;
37
         :: rcu_update_flag == 0 ->
38
           tmp = dynticks_progress_counter;
39
           dynticks_progress_counter = tmp + 1;
40
         :: else -> skip;
41
42
       :: else -> skip;
       fi:
       atomic {
45
         in_dyntick_irq = 0;
46
47
     od:
49
     dyntick_irq_done = 1;
```

The loop from lines 7-48 models up to MAX\_DYNTICK\_LOOP\_IRQ interrupts, with lines 8 and 9 forming the loop condition and line 46 incrementing the control variable. Line 10 tells dyntick\_nohz() that an interrupt handler is running, and line 45 tells dyntick\_nohz() that this handler has completed. Line 49 is used for liveness verification, just like the corresponding line of dyntick\_nohz().

Quick Quiz 12.18: Why are lines 45 and 46 (the in\_ dyntick\_irq = 0; and the i++;) executed atomically?

Lines 11-25 model rcu\_irq\_enter(), and lines 26 and 27 model the relevant snippet of \_\_irq\_enter(). Lines 28 and 29 verifies safety in much the same manner as do the corresponding lines of dynticks\_nohz(). Lines 30 and 31 model the relevant snippet of \_\_irq\_exit(), and finally lines 32-43 model rcu\_irq\_exit().

**Quick Quiz 12.19:** What property of interrupts is this dynticks\_irq() process unable to model? ■

The grace\_period() process then becomes as follows:

```
1 proctype grace_period()
2 {
3
    byte curr:
    byte snap;
5
    bit shouldexit:
 6
     gp_state = GP_IDLE;
8
     atomic {
      printf("MDLN = %d\n", MAX_DYNTICK_LOOP_NOHZ);
9
10
       printf("MDLI = %d\n", MAX_DYNTICK_LOOP_IRQ);
11
       shouldexit = 0;
12
       snap = dynticks_progress_counter;
      gp_state = GP_WAITING;
13
14
    7
15
     do
    :: 1 ->
16
       atomic {
17
         assert(!shouldexit);
18
19
         shouldexit = dyntick_nohz_done && dyntick_irq_done;
20
         curr = dynticks_progress_counter;
21
22
         :: (curr - snap) >= 2 || (curr & 1) == 0 ->
23
           break;
24
         :: else -> skip;
25
         fi;
      }
27
     od;
     gp_state = GP_DONE;
28
     gp_state = GP_IDLE;
29
31
       shouldexit = 0;
       snap = dynticks_progress_counter;
32
33
      gp_state = GP_WAITING;
34
35
    do
    :: 1 ->
36
37
      atomic {
38
         assert(!shouldexit);
39
         shouldexit = dyntick_nohz_done && dyntick_irq_done;
         curr = dynticks_progress_counter;
```

```
41 if
42 :: (curr != snap) || ((curr & 1) == 0) ->
43 break;
44 :: else -> skip;
45 fi;
46 }
47 od;
48 gp_state = GP_DONE;
49 }
```

The implementation of grace\_period() is very similar to the earlier one. The only changes are the addition of line 10 to add the new interrupt-count parameter, changes to lines 19 and 39 to add the new dyntick\_irq\_done variable to the liveness checks, and of course the optimizations on lines 22 and 42.

This model (dyntickRCU-irqnn-ssl.spin) results in a correct verification with roughly half a million states, passing without errors. However, this version of the model does not handle nested interrupts. This topic is taken up in the next section.

### 12.1.6.6 Validating Nested Interrupt Handlers

Nested interrupt handlers may be modeled by splitting the body of the loop in dyntick\_irq() as follows:

```
1 proctype dyntick_irq()
2 {
3
     byte tmp;
4
    byte i = 0;
5
    byte j = 0;
6
    bit old_gp_idle;
    bit outermost:
9
     :: i >= MAX_DYNTICK_LOOP_IRQ &&
10
11
        j >= MAX_DYNTICK_LOOP_IRQ -> break;
12
     :: i < MAX_DYNTICK_LOOP_IRQ ->
13
       atomic {
14
         outermost = (in_dyntick_irq == 0);
15
         in_dyntick_irq = 1;
16
      }
17
18
       :: rcu_update_flag > 0 ->
         tmp = rcu_update_flag;
19
20
         rcu_update_flag = tmp + 1;
21
       :: else -> skip;
22
23
24
       :: !in_interrupt &&
          (dynticks_progress_counter & 1) == 0 ->
26
         tmp = dynticks_progress_counter;
27
         dynticks_progress_counter = tmp + 1;
28
         tmp = rcu_update_flag;
29
         rcu_update_flag = tmp + 1;
30
       :: else -> skip;
31
32
      tmp = in_interrupt;
33
      in_interrupt = tmp + 1;
      atomic {
35
36
         :: outermost ->
37
          old_gp_idle = (gp_state == GP_IDLE);
38
         :: else -> skip;
```

```
41
       i++;
     :: j < i ->
42
       atomic {
         :: j + 1 == i ->
46
           assert(!old_gp_idle ||
47
                 gp_state != GP_DONE);
48
         :: else -> skip;
49
50
51
       tmp = in_interrupt;
52
       in_interrupt = tmp - 1;
53
       if
54
       :: rcu_update_flag != 0 ->
55
         tmp = rcu update flag:
56
         rcu_update_flag = tmp - 1;
57
58
         :: rcu_update_flag == 0 ->
59
           tmp = dynticks progress counter;
           dynticks_progress_counter = tmp + 1;
60
         :: else -> skip;
61
62
         fi:
63
       :: else -> skip;
64
       fi:
65
       atomic {
66
67
         in_dyntick_irq = (i != j);
68
69
     od:
70
     dyntick_irq_done = 1;
```

This is similar to the earlier dynticks\_irq() process. It adds a second counter variable j on line 5, so that i counts entries to interrupt handlers and j counts exits. The outermost variable on line 7 helps determine when the gp\_state variable needs to be sampled for the safety checks. The loop-exit check on lines 10 and 11 is updated to require that the specified number of interrupt handlers are exited as well as entered, and the increment of i is moved to line 41, which is the end of the interrupt-entry model. Lines 13-16 set the outermost variable to indicate whether this is the outermost of a set of nested interrupts and to set the in\_dyntick\_irq variable that is used by the dyntick\_nohz() process. Lines 34-40 capture the state of the gp\_state variable, but only when in the outermost interrupt handler.

Line 42 has the do-loop conditional for interrupt-exit modeling: as long as we have exited fewer interrupts than we have entered, it is legal to exit another interrupt. Lines 43-50 check the safety criterion, but only if we are exiting from the outermost interrupt level. Finally, lines 65-68 increment the interrupt-exit count j and, if this is the outermost interrupt level, clears in\_dyntick\_irq.

This model (dyntickRCU-irq-ssl.spin) results in a correct verification with a bit more than half a million states, passing without errors. However, this version of the model does not handle NMIs, which are taken up in the next section.

### 12.1.6.7 Validating NMI Handlers

We take the same general approach for NMIs as we do for interrupts, keeping in mind that NMIs do not nest. This results in a dyntick\_nmi() process as follows:

```
1 proctype dyntick_nmi()
 2 {
3
    byte tmp;
 4
     byte i = 0;
     bit old_gp_idle;
     :: i >= MAX_DYNTICK_LOOP_NMI -> break;
9
     :: i < MAX_DYNTICK_LOOP_NMI ->
10
       in dyntick nmi = 1;
11
12
       :: rcu_update_flag > 0 ->
13
         tmp = rcu_update_flag;
14
         rcu_update_flag = tmp + 1;
       :: else -> skip;
16
       fi;
17
18
       :: !in_interrupt &&
19
          (dynticks_progress_counter & 1) == 0 ->
20
         tmp = dynticks_progress_counter;
21
         dynticks_progress_counter = tmp + 1;
         tmp = rcu_update_flag;
23
         rcu_update_flag = tmp + 1;
24
       :: else -> skip;
25
      fi:
26
       tmp = in_interrupt;
27
       in_interrupt = tmp + 1;
28
       old_gp_idle = (gp_state == GP_IDLE);
29
       assert(!old_gp_idle || gp_state != GP_DONE);
30
       tmp = in interrupt:
31
       in_interrupt = tmp - 1;
32
       if
       :: rcu_update_flag != 0 ->
33
34
         tmp = rcu_update_flag;
35
         rcu_update_flag = tmp - 1;
36
         if
37
         :: rcu_update_flag == 0 ->
38
           tmp = dynticks_progress_counter;
39
           dynticks_progress_counter = tmp + 1;
         :: else -> skip;
40
41
         fi:
42
       :: else -> skip;
43
       fi;
44
       atomic {
45
46
         in_dyntick_nmi = 0;
47
48
     od:
49
     dyntick_nmi_done = 1;
```

Of course, the fact that we have NMIs requires adjustments in the other components. For example, the EXECUTE\_MAINLINE() macro now needs to pay attention to the NMI handler (in\_dyntick\_nmi) as well as the interrupt handler (in\_dyntick\_irq) by checking the dyntick\_nmi\_done variable as follows:

```
1 #define EXECUTE_MAINLINE(label, stmt) \
2 label: skip; \
```

We will also need to introduce an EXECUTE\_IRQ() macro that checks in\_dyntick\_nmi in order to allow dyntick\_irq() to exclude dyntick\_nmi():

```
1 #define EXECUTE_IRQ(label, stmt) \
2 label: skip; \
3    atomic { \
4     if \
5     :: in_dyntick_nmi -> goto label; \
6     :: else -> stmt; \
7     fi; \
8    } \
```

It is further necessary to convert dyntick\_irq() to EXECUTE\_IRQ() as follows:

```
1 proctype dyntick_irq()
 2 {
3
    byte tmp;
    byte i = 0;
 4
 5
    byte i = 0:
 6
    bit old_gp_idle;
     bit outermost:
 8
9
    :: i >= MAX_DYNTICK_LOOP_IRQ &&
10
        j >= MAX_DYNTICK_LOOP_IRQ -> break;
11
     :: i < MAX_DYNTICK_LOOP_IRQ ->
12
13
       atomic {
         outermost = (in_dyntick_irq == 0);
14
15
         in_dyntick_irq = 1;
16
17 stmt1: skip;
18
      atomic {
19
         if
20
         :: in_dyntick_nmi -> goto stmt1;
21
         :: !in_dyntick_nmi && rcu_update_flag ->
22
           goto stmt1_then;
23
         :: else -> goto stmt1_else;
24
         fi;
      }
25
26 stmt1_then: skip;
27
       EXECUTE_IRQ(stmt1_1, tmp = rcu_update_flag)
28
       EXECUTE_IRQ(stmt1_2, rcu_update_flag = tmp + 1)
29 stmt1_else: skip;
30 stmt2: skip; atomic {
         if
31
32
         :: in_dyntick_nmi -> goto stmt2;
         :: !in_dyntick_nmi &&
            !in_interrupt &&
34
            (dynticks_progress_counter & 1) == 0 ->
35
36
              goto stmt2_then;
37
         :: else -> goto stmt2_else;
38
         fi;
39
40 stmt2_then: skip;
41
       EXECUTE_IRQ(stmt2_1, tmp = dynticks_progress_counter)
       EXECUTE_IRQ(stmt2_2,
43
         dynticks_progress_counter = tmp + 1)
       EXECUTE_IRQ(stmt2_3, tmp = rcu_update_flag)
       EXECUTE_IRQ(stmt2_4, rcu_update_flag = tmp + 1)
46 stmt2_else: skip;
       EXECUTE_IRQ(stmt3, tmp = in_interrupt)
```

```
EXECUTE_IRQ(stmt4, in_interrupt = tmp + 1)
 49 stmt5: skip;
 50
        atomic {
         if
          :: in_dyntick_nmi -> goto stmt4;
          :: !in_dyntick_nmi && outermost ->
           old_gp_idle = (gp_state == GP_IDLE);
          :: else -> skip;
 56
          fi;
 58
       i++;
      :: j < i ->
 59
 60 stmt6: skip;
 61
        atomic {
         if
          :: in_dyntick_nmi -> goto stmt6;
 63
         :: !in_dyntick_nmi && j + 1 == i ->
assert(!old_gp_idle ||
 64
 65
                   gp_state != GP_DONE);
 66
 67
          :: else -> skip;
 68
          fi:
 69
 70
        EXECUTE_IRQ(stmt7, tmp = in_interrupt);
        EXECUTE_IRQ(stmt8, in_interrupt = tmp - 1);
 71
 72
 73 stmt9: skip;
 74
        atomic {
 75
         if
          :: in_dyntick_nmi -> goto stmt9;
 76
 77
          :: !in_dyntick_nmi && rcu_update_flag != 0 ->
 78
           goto stmt9_then;
 79
          :: else -> goto stmt9_else;
 80
          fi;
       }
81
 82 stmt9_then: skip;
 83
        EXECUTE_IRQ(stmt9_1, tmp = rcu_update_flag)
 84
        EXECUTE_IRQ(stmt9_2, rcu_update_flag = tmp - 1)
85 stmt9_3: skip;
        atomic {
 86
87
         if
 88
          :: in_dyntick_nmi -> goto stmt9_3;
89
          :: !in_dyntick_nmi && rcu_update_flag == 0 ->
           goto stmt9_3_then;
 90
 91
          :: else -> goto stmt9_3_else;
 92
         fi:
 93
       }
94 stmt9_3_then: skip;
 95
       EXECUTE_IRQ(stmt9_3_1,
          tmp = dynticks_progress_counter)
 96
97
        EXECUTE_IRQ(stmt9_3_2,
          dynticks_progress_counter = tmp + 1)
99 stmt9_3_else:
100 stmt9_else: skip;
101
        atomic {
103
          in_dyntick_irq = (i != j);
104
105
     od:
     dyntick_irq_done = 1;
```

Note that we have open-coded the "if" statements (for example, lines 17-29). In addition, statements that process strictly local state (such as line 58) need not exclude dyntick\_nmi().

Finally, grace\_period() requires only a few changes:

```
1 proctype grace_period()
2 {
3  byte curr;
```

```
byte snap;
 5
     bit shouldexit;
 6
     gp_state = GP_IDLE;
 8
       printf("MDLN = %d\n", MAX_DYNTICK_LOOP_NOHZ);
printf("MDLI = %d\n", MAX_DYNTICK_LOOP_IRQ);
printf("MDLN = %d\n", MAX_DYNTICK_LOOP_NMI);
10
11
12
        shouldexit = 0:
13
       snap = dynticks_progress_counter;
14
       gp_state = GP_WAITING;
15
16
     do
17
     :: 1 ->
18
       atomic {
19
          assert(!shouldexit);
          shouldexit = dyntick_nohz_done &&
20
21
                  dyntick_irq_done &&
22
                  dyntick_nmi_done;
23
          curr = dynticks_progress_counter;
24
          if
25
          :: (curr - snap) >= 2 || (curr & 1) == 0 ->
26
            break:
27
          :: else -> skip:
28
          fi:
29
30
     od:
     gp_state = GP_DONE;
31
     gp_state = GP_IDLE;
32
33
     atomic {
34
       shouldexit = 0;
35
       snap = dynticks_progress_counter;
       gp_state = GP_WAITING;
36
     }
37
38
     do
39
     :: 1 ->
40
       atomic {
41
          assert(!shouldexit);
42
          shouldexit = dyntick_nohz_done &&
43
                  dyntick_irq_done &&
44
                  dyntick_nmi_done;
45
          curr = dynticks_progress_counter;
46
          if
47
          :: (curr != snap) || ((curr & 1) == 0) ->
48
            break;
49
          :: else -> skip;
50
51
     od;
52
     gp_state = GP_DONE;
53
```

We have added the printf() for the new MAX\_DYNTICK\_LOOP\_NMI parameter on line 11 and added dyntick\_nmi\_done to the shouldexit assignments on lines 22 and 44.

The model (dyntickRCU-irq-nmi-ssl.spin) results in a correct verification with several hundred million states, passing without errors.

**Quick Quiz 12.20:** Does Paul *always* write his code in this painfully incremental manner? ■

### 12.1.6.8 Lessons (Re)Learned

This effort provided some lessons (re)learned:

### Listing 12.16: Memory-Barrier Fix Patch

### Listing 12.17: Variable-Name-Typo Fix Patch

```
- if ((curr - snap) > 2 || (snap & 0x1) == 0)
+ if ((curr - snap) > 2 || (curr & 0x1) == 0)
```

- Promela and spin can verify interrupt/NMIhandler interactions.
- 2. **Documenting code can help locate bugs**. In this case, the documentation effort located a misplaced memory barrier in rcu\_enter\_nohz() and rcu\_exit\_nohz(), as shown by the patch in Listing 12.16.
- 3. Validate your code early, often, and up to the point of destruction. This effort located one subtle bug in rcu\_try\_flip\_waitack\_needed() that would have been quite difficult to test or debug, as shown by the patch in Listing 12.17.
- 4. Always verify your verification code. The usual way to do this is to insert a deliberate bug and verify that the verification code catches it. Of course, if the verification code fails to catch this bug, you may also need to verify the bug itself, and so on, recursing infinitely. However, if you find yourself in this position, getting a good night's sleep can be an extremely effective debugging technique. You will then see that the obvious verify-the-verification technique is to deliberately insert bugs in the code being verified. If the verification fails to find them, the verification clearly is buggy.
- 5. Use of atomic instructions can simplify verification. Unfortunately, use of the cmpxchg atomic instruction would also slow down the critical IRQ fastpath, so they are not appropriate in this case.
- 6. The need for complex formal verification often indicates a need to re-think your design.

Listing 12.18: Variables for Simple Dynticks Interface

```
1 struct rcu_dynticks {
2    int dynticks_nesting;
3    int dynticks;
4    int dynticks_nmi;
5 };
6
7 struct rcu_data {
8    ...
9    int dynticks_snap;
10    int dynticks_nmi_snap;
11   ...
12 };
```

To this last point, it turn out that there is a much simpler solution to the dynticks problem, which is presented in the next section.

### 12.1.6.9 Simplicity Avoids Formal Verification

The complexity of the dynticks interface for preemptible RCU is primarily due to the fact that both IRQs and NMIs use the same code path and the same state variables. This leads to the notion of providing separate code paths and variables for IRQs and NMIs, as has been done for hierarchical RCU [McK08a] as indirectly suggested by Manfred Spraul [Spr08].

# 12.1.6.10 State Variables for Simplified Dynticks Interface

Listing 12.18 shows the new per-CPU state variables. These variables are grouped into structs to allow multiple independent RCU implementations (e.g., rcu and rcu\_bh) to conveniently and efficiently share dynticks state. In what follows, they can be thought of as independent per-CPU variables.

The dynticks\_nesting, dynticks, and dynticks\_snap variables are for the IRQ code paths, and the dynticks\_nmi and dynticks\_nmi\_snap variables are for the NMI code paths, although the NMI code path will also reference (but not modify) the dynticks\_nesting variable. These variables are used as follows:

### dynticks\_nesting

This counts the number of reasons that the corresponding CPU should be monitored for RCU readside critical sections. If the CPU is in dynticks-idle mode, then this counts the IRQ nesting level, otherwise it is one greater than the IRQ nesting level.

### dynticks

This counter's value is even if the corresponding CPU is in dynticks-idle mode and there are no IRQ

handlers currently running on that CPU, otherwise the counter's value is odd. In other words, if this counter's value is odd, then the corresponding CPU might be in an RCU read-side critical section.

### dynticks nmi

This counter's value is odd if the corresponding CPU is in an NMI handler, but only if the NMI arrived while this CPU was in dyntick-idle mode with no IRQ handlers running. Otherwise, the counter's value will be even.

### dynticks\_snap

This will be a snapshot of the dynticks counter, but only if the current RCU grace period has extended for too long a duration.

### dynticks\_nmi\_snap

This will be a snapshot of the dynticks\_nmi counter, but again only if the current RCU grace period has extended for too long a duration.

If both dynticks and dynticks\_nmi have taken on an even value during a given time interval, then the corresponding CPU has passed through a quiescent state during that interval.

**Quick Quiz 12.21:** But what happens if an NMI handler starts running before an IRQ handler completes, and if that NMI handler continues running until a second IRQ handler starts?

### 12.1.6.11 Entering and Leaving Dynticks-Idle Mode

Listing 12.19 shows the rcu\_enter\_nohz() and rcu\_exit\_nohz(), which enter and exit dynticks-idle mode, also known as "nohz" mode. These two functions are invoked from process context.

Line 6 ensures that any prior memory accesses (which might include accesses from RCU read-side critical sections) are seen by other CPUs before those marking entry to dynticks-idle mode. Lines 7 and 12 disable and reenable IRQs. Line 8 acquires a pointer to the current CPU's rcu\_dynticks structure, and line 9 increments the current CPU's dynticks counter, which should now be even, given that we are entering dynticks-idle mode in process context. Finally, line 10 decrements dynticks\_nesting, which should now be zero.

The rcu\_exit\_nohz() function is quite similar, but increments dynticks\_nesting rather than decrementing it and checks for the opposite dynticks polarity.

Listing 12.19: Entering and Exiting Dynticks-Idle Mode

```
1 void rcu_enter_nohz(void)
2 {
3
    unsigned long flags;
    struct rcu_dynticks *rdtp;
    smp_mb();
    local_irq_save(flags);
8
    rdtp = &__get_cpu_var(rcu_dynticks);
9
    rdtp->dynticks++;
    rdtp->dynticks_nesting--;
    WARN_ON(rdtp->dynticks & 0x1);
    local_irq_restore(flags);
13 }
15 void rcu_exit_nohz(void)
17
    unsigned long flags;
    struct rcu_dynticks *rdtp;
    local_irq_save(flags);
21
    rdtp = &__get_cpu_var(rcu_dynticks);
    rdtp->dynticks++;
    rdtp->dynticks_nesting++;
    WARN ON(!(rdtp->dynticks & 0x1));
25
    local_irq_restore(flags);
26
    smp mb();
```

### 12.1.6.12 NMIs From Dynticks-Idle Mode

Listing 12.20 shows the rcu\_nmi\_enter() and rcu\_nmi\_exit() functions, which inform RCU of NMI entry and exit, respectively, from dynticks-idle mode. However, if the NMI arrives during an IRQ handler, then RCU will already be on the lookout for RCU read-side critical sections from this CPU, so lines 6 and 7 of rcu\_nmi\_enter() and lines 18 and 19 of rcu\_nmi\_exit() silently return if dynticks is odd. Otherwise, the two functions increment dynticks\_nmi, with rcu\_nmi\_enter() leaving it with an odd value and rcu\_nmi\_exit() leaving it with an even value. Both functions execute memory barriers between this increment and possible RCU read-side critical sections on lines 10 and 20, respectively.

### 12.1.6.13 Interrupts From Dynticks-Idle Mode

Listing 12.21 shows rcu\_irq\_enter() and rcu\_irq\_exit(), which inform RCU of entry to and exit from, respectively, IRQ context. Line 6 of rcu\_irq\_enter() increments dynticks\_nesting, and if this variable was already non-zero, line 7 silently returns. Otherwise, line 8 increments dynticks, which will then have an odd value, consistent with the fact that this CPU can now execute RCU read-side critical sections. Line 10 therefore executes a memory barrier to ensure that the increment of dynticks is seen before any RCU read-side critical sec-

### Listing 12.20: NMIs From Dynticks-Idle Mode

```
void rcu_nmi_enter(void)
3
      struct rcu_dynticks *rdtp;
4
5
      rdtp = &__get_cpu_var(rcu_dynticks);
      if (rdtp->dynticks & 0x1)
       return;
8
      rdtp->dynticks_nmi++;
      WARN_ON(!(rdtp->dynticks_nmi & 0x1));
9
10
11 }
12
13
    void rcu_nmi_exit(void)
      struct rcu_dynticks *rdtp;
17
     rdtp = &__get_cpu_var(rcu_dynticks);
      if (rdtp->dynticks & 0x1)
18
       return:
      smp_mb();
21
     rdtp->dynticks_nmi++;
      WARN_ON(rdtp->dynticks_nmi & 0x1);
```

### Listing 12.21: Interrupts From Dynticks-Idle Mode

```
1 void rcu_irq_enter(void)
 2 {
 3
     struct rcu dynticks *rdtp;
 4
 5
     rdtp = &__get_cpu_var(rcu_dynticks);
 6
     if (rdtp->dynticks_nesting++)
      return:
8
     rdtp->dynticks++;
 9
     WARN_ON(!(rdtp->dynticks & 0x1));
10
     smp_mb();
11 }
12
13 void rcu_irq_exit(void)
14 {
15
     struct rcu_dynticks *rdtp;
16
     rdtp = &__get_cpu_var(rcu_dynticks);
17
18
     if (--rdtp->dynticks_nesting)
19
       return;
     smp_mb();
20
21
     rdtp->dynticks++;
22
     WARN_ON(rdtp->dynticks & 0x1);
23
     if (__get_cpu_var(rcu_data).nxtlist ||
         __get_cpu_var(rcu_bh_data).nxtlist)
25
       set_need_resched();
26 }
```

tions that the subsequent IRQ handler might execute.

Line 18 of rcu\_irq\_exit() decrements dynticks\_nesting, and if the result is non-zero, line 19 silently returns. Otherwise, line 20 executes a memory barrier to ensure that the increment of dynticks on line 21 is seen after any RCU read-side critical sections that the prior IRQ handler might have executed. Line 22 verifies that dynticks is now even, consistent with the fact that no RCU read-side critical sections may appear in dynticks-idle mode. Lines 23-25 check to see if the prior IRQ handlers enqueued any RCU callbacks, forcing this CPU out of dynticks-idle mode via a reschedule API if so.

#### Listing 12.22: Saving Dyntick Progress Counters

```
1 static int
    dyntick_save_progress_counter(struct rcu_data *rdp)
3
    {
4
      int ret:
      int snap;
5
6
      int snap_nmi;
8
      snap = rdp->dynticks->dynticks;
9
      snap_nmi = rdp->dynticks->dynticks_nmi;
10
      smp_mb();
11
      rdp->dynticks_snap = snap;
12
      rdp->dynticks_nmi_snap = snap_nmi;
13
      ret = ((snap & 0x1) == 0) &&
14
            ((snap_nmi & 0x1) == 0);
15
      if (ret)
        rdp->dynticks_fqs++;
17
      return ret;
18
```

### Listing 12.23: Checking Dyntick Progress Counters

```
static int
   rcu_implicit_dynticks_qs(struct rcu_data *rdp)
 3
    {
 4
      long curr;
      long curr_nmi;
      long snap;
      long snap_nmi;
 8
      curr = rdp->dynticks->dynticks;
10
      snap = rdp->dynticks_snap;
      curr nmi = rdp->dynticks->dynticks nmi;
11
      snap_nmi = rdp->dynticks_nmi_snap;
12
13
      smp_mb();
      if ((curr != snap || (curr & 0x1) == 0) &&
14
          (curr_nmi != snap_nmi ||
15
16
          (curr nmi \& 0x1) == 0)) {
        rdp->dynticks_fqs++;
17
18
        return 1:
19
20
     return rcu_implicit_offline_qs(rdp);
21
```

### 12.1.6.14 Checking For Dynticks Quiescent States

Listing 12.22 shows dyntick\_save\_progress\_counter(), which takes a snapshot of the specified CPU's dynticks and dynticks\_nmi counters. Lines 8 and 9 snapshot these two variables to locals, line 10 executes a memory barrier to pair with the memory barriers in the functions in Listings 12.19, 12.20, and 12.21. Lines 11 and 12 record the snapshots for later calls to rcu\_implicit\_dynticks\_qs(), and lines 13 and 14 check to see if the CPU is in dynticks-idle mode with neither IRQs nor NMIs in progress (in other words, both snapshots have even values), hence in an extended quiescent state. If so, lines 15 and 16 count this event, and line 17 returns true if the CPU was in a quiescent state.

Listing 12.23 shows rcu\_implicit\_dynticks\_qs(), which is called to check whether a CPU has entered dyntick-idle mode subsequent to a call to dynticks\_

save\_progress\_counter(). Lines 9 and 11 take new snapshots of the corresponding CPU's dynticks and dynticks\_nmi variables, while lines 10 and 12 retrieve the snapshots saved earlier by dynticks save progress\_counter(). Line 13 then executes a memory barrier to pair with the memory barriers in the functions in Listings 12.19, 12.20, and 12.21. Lines 14-16 then check to see if the CPU is either currently in a quiescent state (curr and curr\_nmi having even values) or has passed through a quiescent state since the last call to dynticks save progress counter() (the values of dynticks and dynticks nmi having changed). If these checks confirm that the CPU has passed through a dyntick-idle quiescent state, then line 17 counts that fact and line 18 returns an indication of this fact. Either way, line 20 checks for race conditions that can result in RCU waiting for a CPU that is offline.

**Quick Quiz 12.22:** This is still pretty complicated. Why not just have a cpumask\_t that has a bit set for each CPU that is in dyntick-idle mode, clearing the bit when entering an IRQ or NMI handler, and setting it upon exit?

### 12.1.6.15 **Discussion**

A slight shift in viewpoint resulted in a substantial simplification of the dynticks interface for RCU. The key change leading to this simplification was minimizing of sharing between IRQ and NMI contexts. The only sharing in this simplified interface is references from NMI context to IRQ variables (the dynticks variable). This type of sharing is benign, because the NMI functions never update this variable, so that its value remains constant through the lifetime of the NMI handler. This limitation of sharing allows the individual functions to be understood one at a time, in happy contrast to the situation described in Section 12.1.5, where an NMI might change shared state at any point during execution of the IRQ functions.

Verification can be a good thing, but simplicity is even better.

# 12.2 Special-Purpose State-Space Search

Although Promela and spin allow you to verify pretty much any (smallish) algorithm, their very generality can sometimes be a curse. For example, Promela does not understand memory models or any sort of reordering semantics. This section therefore describes some state-space

#### Listing 12.24: PPCMEM Litmus Test

```
1 PPC SB+lwsync-RMW-lwsync+isync-simple
 3 {
 4 0:r2=x; 0:r3=2; 0:r4=y; 0:r10=0; 0:r11=0; 0:r12=z;
 5 1:r2=v; 1:r4=x;
 6 }
 7 P0
                       I P1
 8 li r1,1
                       | li r1,1
 9
   stw r1,0(r2)
                        stw r1,0(r2)
10 lwsync
                        sync
11
                        lwz r3.0(r4)
12 lwarx r11.r10.r12 |
13
   stwcx. r11,r10,r12
14
   bne Fail1
15
   isync
   lwz r3,0(r4)
17
   Fail1:
18
19 exists
20 (0:r3=0 /\ 1:r3=0)
```

search tools that understand memory models used by production systems, greatly simplifying the verification of weakly ordered code.

For example, Section 12.1.4 showed how to convince Promela to account for weak memory ordering. Although this approach can work well, it requires that the developer fully understand the system's memory model. Unfortunately, few (if any) developers fully understand the complex memory models of modern CPUs.

Therefore, another approach is to use a tool that already understands this memory ordering, such as the PPCMEM tool produced by Peter Sewell and Susmit Sarkar at the University of Cambridge, Luc Maranget, Francesco Zappa Nardelli, and Pankaj Pawan at INRIA, and Jade Alglave at Oxford University, in cooperation with Derek Williams of IBM [AMP+11]. This group formalized the memory models of Power, ARM, x86, as well as that of the C/C++11 standard [Bec11], and produced the PPCMEM tool based on the Power and ARM formalizations.

**Quick Quiz 12.23:** But x86 has strong memory ordering! Why would you need to formalize its memory model? ■

The PPCMEM tool takes *litmus tests* as input. A sample litmus test is presented in Section 12.2.1. Section 12.2.2 relates this litmus test to the equivalent C-language program, Section 12.2.3 describes how to apply PPCMEM to this litmus test, and Section 12.2.4 discusses the implications.

### 12.2.1 Anatomy of a Litmus Test

An example PowerPC litmus test for PPCMEM is shown in Listing 12.24. The ARM interface works exactly the same way, but with ARM instructions substituted for the Power instructions and with the initial "PPC" replaced by "ARM". You can select the ARM interface by clicking on "Change to ARM Model" at the web page called out above.

In the example, line 1 identifies the type of system ("ARM" or "PPC") and contains the title for the model. Line 2 provides a place for an alternative name for the test, which you will usually want to leave blank as shown in the above example. Comments can be inserted between lines 2 and 3 using the OCaml (or Pascal) syntax of (\* \*).

Lines 3-6 give initial values for all registers; each is of the form P:R=V, where P is the process identifier, R is the register identifier, and V is the value. For example, process 0's register r3 initially contains the value 2. If the value is a variable (x, y, or z in the example) then the register is initialized to the address of the variable. It is also possible to initialize the contents of variables, for example, x=1 initializes the value of x to 1. Uninitialized variables default to the value zero, so that in the example, x, y, and z are all initially zero.

Line 7 provides identifiers for the two processes, so that the 0:r3=2 on line 4 could instead have been written P0:r3=2. Line 7 is required, and the identifiers must be of the form Pn, where n is the column number, starting from zero for the left-most column. This may seem unnecessarily strict, but it does prevent considerable confusion in actual use.

**Quick Quiz 12.24:** Why does line 8 of Listing 12.24 initialize the registers? Why not instead initialize them on lines 4 and 5? ■

Lines 8-17 are the lines of code for each process. A given process can have empty lines, as is the case for P0's line 11 and P1's lines 12-17. Labels and branches are permitted, as demonstrated by the branch on line 14 to the label on line 17. That said, too-free use of branches will expand the state space. Use of loops is a particularly good way to explode your state space.

Lines 19-20 show the assertion, which in this case indicates that we are interested in whether P0's and P1's r3 registers can both contain zero after both threads complete execution. This assertion is important because there are a number of use cases that would fail miserably if both P0 and P1 saw zero in their respective r3 registers.

This should give you enough information to construct

#### Listing 12.25: Meaning of PPCMEM Litmus Test

```
1 void PO(void)
2 {
3    int r3;
4
5    x = 1; /* Lines 8 and 9 */
6    atomic_add_return(&z, 0); /* Lines 10-15 */
7    r3 = y; /* Line 16 */
8 }
9
10 void P1(void)
11 {
12    int r3;
13
14    y = 1; /* Lines 8-9 */
15    smp_mb(); /* Line 10 */
16    r3 = x; /* Line 11 */
17 }
```

simple litmus tests. Some additional documentation is available, though much of this additional documentation is intended for a different research tool that runs tests on actual hardware. Perhaps more importantly, a large number of pre-existing litmus tests are available with the online tool (available via the "Select ARM Test" and "Select POWER Test" buttons). It is quite likely that one of these pre-existing litmus tests will answer your Power or ARM memory-ordering question.

### 12.2.2 What Does This Litmus Test Mean?

P0's lines 8 and 9 are equivalent to the C statement x=1 because line 4 defines P0's register r2 to be the address of x. P0's lines 12 and 13 are the mnemonics for load-linked ("load register exclusive" in ARM parlance and "load reserve" in Power parlance) and store-conditional ("store register exclusive" in ARM parlance), respectively. When these are used together, they form an atomic instruction sequence, roughly similar to the compare-and-swap sequences exemplified by the x86 lock; cmpxchg instruction. Moving to a higher level of abstraction, the sequence from lines 10-15 is equivalent to the Linux kernel's atomic\_add\_return(&z, 0). Finally, line 16 is roughly equivalent to the C statement r3=y.

P1's lines 8 and 9 are equivalent to the C statement y=1, line 10 is a memory barrier, equivalent to the Linux kernel statement smp\_mb(), and line 11 is equivalent to the C statement r3=x.

**Quick Quiz 12.25:** But whatever happened to line 17 of Listing 12.24, the one that is the Fail: label? ■

Putting all this together, the C-language equivalent to the entire litmus test is as shown in Listing 12.25. The key point is that if atomic\_add\_return() acts as a full memory barrier (as the Linux kernel requires it to), then it

### Listing 12.26: PPCMEM Detects an Error

### **Listing 12.27:** PPCMEM on Repaired Litmus Test

```
./ppcmem -model lwsync_read_block \
    -model coherence_points filename.litmus
...

States 5
0:r3=0; 1:r3=1;
0:r3=1; 1:r3=0;
0:r3=2; 1:r3=1;
0:r3=2; 1:r3=1;
No (allowed not found)
Condition exists (0:r3=0 /\ 1:r3=0)
Hash=77dd723cda9981248ea4459fcdf6097d
Observation SB+lwsync-RMW-lwsync+sync Never 0 5
```

should be impossible for PO()'s and P1()'s r3 variables to both be zero after execution completes.

The next section describes how to run this litmus test.

### 12.2.3 Running a Litmus Test

Litmus tests may be run interactively via http://www.cl.cam.ac.uk/~pes20/ppcmem/, which can help build an understanding of the memory model. However, this approach requires that the user manually carry out the full state-space search. Because it is very difficult to be sure that you have checked every possible sequence of events, a separate tool is provided for this purpose [McK11c].

Because the litmus test shown in Listing 12.24 contains read-modify-write instructions, we must add -model arguments to the command line. If the litmus test is stored in filename.litmus, this will result in the output shown in Listing 12.26, where the ... stands for voluminous making-progress output. The list of states includes 0:r3=0; 1:r3=0;, indicating once again that the old PowerPC implementation of atomic\_add\_return() does not act as a full barrier. The "Sometimes" on the last line confirms this: the assertion triggers for some executions, but not all of the time.

The fix to this Linux-kernel bug is to replace P0's

isync with sync, which results in the output shown in Listing 12.27. As you can see, 0:r3=0; 1:r3=0; does not appear in the list of states, and the last line calls out "Never". Therefore, the model predicts that the offending execution sequence cannot happen.

**Quick Quiz 12.26:** Does the ARM Linux kernel have a similar bug? ■

### 12.2.4 PPCMEM Discussion

These tools promise to be of great help to people working on low-level parallel primitives that run on ARM and on Power. These tools do have some intrinsic limitations:

- 1. These tools are research prototypes, and as such are unsupported.
- 2. These tools do not constitute official statements by IBM or ARM on their respective CPU architectures. For example, both corporations reserve the right to report a bug at any time against any version of any of these tools. These tools are therefore not a substitute for careful stress testing on real hardware. Moreover, both the tools and the model that they are based on are under active development and might change at any time. On the other hand, this model was developed in consultation with the relevant hardware experts, so there is good reason to be confident that it is a robust representation of the architectures.
- 3. These tools currently handle a subset of the instruction set. This subset has been sufficient for my purposes, but your mileage may vary. In particular, the tool handles only word-sized accesses (32 bits), and the words accessed must be properly aligned. In addition, the tool does not handle some of the weaker variants of the ARM memory-barrier instructions, nor does it handle arithmetic.
- 4. The tools are restricted to small loop-free code fragments running on small numbers of threads. Larger examples result in state-space explosion, just as with similar tools such as Promela and spin.
- 5. The full state-space search does not give any indication of how each offending state was reached. That said, once you realize that the state is in fact reachable, it is usually not too hard to find that state using the interactive tool.

- 6. These tools are not much good for complex data structures, although it is possible to create and traverse extremely simple linked lists using initialization statements of the form "x=y; y=z; z=42;".
- 7. These tools do not handle memory mapped I/O or device registers. Of course, handling such things would require that they be formalized, which does not appear to be in the offing.
- 8. The tools will detect only those problems for which you code an assertion. This weakness is common to all formal methods, and is yet another reason why testing remains important. In the immortal words of Donald Knuth quoted at the beginning of this chapter, "Beware of bugs in the above code; I have only proved it correct, not tried it."

That said, one strength of these tools is that they are designed to model the full range of behaviors allowed by the architectures, including behaviors that are legal, but which current hardware implementations do not yet inflict on unwary software developers. Therefore, an algorithm that is vetted by these tools likely has some additional safety margin when running on real hardware. Furthermore, testing on real hardware can only find bugs; such testing is inherently incapable of proving a given usage correct. To appreciate this, consider that the researchers routinely ran in excess of 100 billion test runs on real hardware to validate their model. In one case, behavior that is allowed by the architecture did not occur, despite 176 billion runs [AMP+11]. In contrast, the full-state-space search allows the tool to prove code fragments correct.

It is worth repeating that formal methods and tools are no substitute for testing. The fact is that producing large reliable concurrent software artifacts, the Linux kernel for example, is quite difficult. Developers must therefore be prepared to apply every tool at their disposal towards this goal. The tools presented in this chapter are able to locate bugs that are quite difficult to produce (let alone track down) via testing. On the other hand, testing can be applied to far larger bodies of software than the tools presented in this chapter are ever likely to handle. As always, use the right tools for the job!

Of course, it is always best to avoid the need to work at this level by designing your parallel code to be easily partitioned and then using higher-level primitives (such as locks, sequence counters, atomic operations, and RCU) to get your job done more straightforwardly. And even if you absolutely must use low-level memory barriers and read-modify-write instructions to get your job done, the

more conservative your use of these sharp instruments, the easier your life is likely to be.

# 12.3 Axiomatic Approaches

Although the PPCMEM tool can solve the famous "independent reads of independent writes" (IRIW) litmus test shown in Listing 12.28, doing so requires no less than fourteen CPU hours and generates no less than ten gigabytes of state space. That said, this situation is a great improvement over that before the advent of PPCMEM, where solving this problem required perusing volumes of reference manuals, attempting proofs, discussing with experts, and being unsure of the final answer. Although fourteen hours can seem like a long time, it is much shorter than weeks or even months.

However, the time required is a bit surprising given the simplicity of the litmus test, which has two threads storing to two separate variables and two other threads loading from these two variables in opposite orders. The assertion triggers if the two loading threads disagree on the order of the two stores. This litmus test is simple, even by the standards of memory-order litmus tests.

One reason for the amount of time and space consumed is that PPCMEM does a trace-based full-state-space search, which means that it must generate and evaluate all possible orders and combinations of events at the architectural level. At this level, both loads and stores correspond to ornate sequences of events and actions, resulting in a very large state space that must be completely searched, in turn resulting in large memory and CPU consumption.

Of course, many of the traces are quite similar to one another, which suggests that an approach that treated similar traces as one might improve performace. One such approach is the axiomatic approach of Alglave et al. [AMT14], which creates a set of axioms to represent the memory model and then converts litmus tests to theorems that might be proven or disproven over this set of axioms. The resulting tool, called "herd", conveniently takes as input the same litmus tests as PPCMEM, including the IRIW litmus test shown in Listing 12.28.

However, where PPCMEM requires 14 CPU hours to solve IRIW, herd does so in 17 milliseconds, which represents a speedup of more than six orders of magnitude. That said, the problem is exponential in nature, so we should expect herd to exhibit exponential slowdowns for larger problems. And this is exactly what happens, for example, if we add four more writes per writing CPU

as shown in Listing 12.29, herd slows down by a factor of more than 50,000, requiring more than 15 *minutes* of CPU time. Adding threads also results in exponential slowdowns [MS14].

Despite their exponential nature, both PPCMEM and herd have proven quite useful for checking key parallel algorithms, including the queued-lock handoff on x86 systems. The weaknesses of the herd tool are similar to those of PPCMEM, which were described in Section 12.2.4. There are some obscure (but very real) cases for which the PPCMEM and herd tools disagree, and as of late 2014 resolving these disagreements was ongoing.

Longer term, the hope is that the axiomatic approaches incorporate axioms describing higher-level software artifacts. This could potentially allow axiomatic verification of much larger software systems. Another alternative is to press the axioms of boolean logic into service, as described in the next section.

### 12.4 SAT Solvers

Any finite program with bounded loops and recursion can be converted into a logic expression, which might express that program's assertions in terms of its inputs. Given such a logic expression, it would be quite interesting to know whether any possible combinations of inputs could result in one of the assertions triggering. If the inputs are expressed as combinations of boolean variables, this is simply SAT, also known as the satisfiability problem. SAT solvers are heavily used in verification of hardware, which has motivated great advances. A world-class early 1990s SAT solver might be able to handle a logic expression with 100 distinct boolean variables, but by the early 2010s million-variable SAT solvers were readily available [KS08].

In addition, front-end programs for SAT solvers can automatically translate C code into logic expressions, taking assertions into account and generating assertions for error conditions such as array-bounds errors. One example is the C bounded model checker, or cbmc, which is available as part of many Linux distributions. This tool is quite easy to use, with cbmc test.c sufficing to validate test.c. This ease of use is exceedingly important because it opens the door to formal verification being incorporated into regression-testing frameworks. In contrast, the traditional tools that require non-trivial translation to a special-purpose language are confined to design-time verification.

More recently, SAT solvers have appeared that handle

#### Listing 12.28: IRIW Litmus Test

```
1 PPC TRTW.litmus
 2 ""
3 (* Traditional IRIW. *)
4 {
5 0:r1=1; 0:r2=x;
 6 1:r1=1;
                   1:r4=y;
           2:r2=x; 2:r4=y;
 8
           3:r2=x; 3:r4=y;
9 }
10 PO
                I P1
                                 P2
                                                Р3
11 stw r1,0(r2) | stw r1,0(r4)
                                               | lwz r3,0(r4) ;
                                 lwz r3,0(r2)
12
                                 sync
                                                sync
13
                                | 1wz r5,0(r4) | 1wz r5,0(r2) ;
14
15 exists
16 (2:r3=1 /\ 2:r5=0 /\ 3:r3=1 /\ 3:r5=0)
```

Listing 12.29: Expanded IRIW Litmus Test

```
1 PPC IRIW5.litmus
 3 (* Traditional IRIW, but with five stores instead of just one. *)
 5 0:r1=1; 0:r2=x;
                  1:r4=y;
 6 1:r1=1;
           2:r2=x; 2:r4=y;
           3:r2=x; 3:r4=y;
 9 }
10 PO
                 P1
                               | P2
                                              I P3
11 stw r1,0(r2) | stw r1,0(r4) | lwz r3,0(r2) |
                                                lwz r3,0(r4)
12 addi r1,r1,1 | addi r1,r1,1 | sync
                                                sync
13 stw r1,0(r2) | stw r1,0(r4) | lwz r5,0(r4) |
                                                lwz r5,0(r2)
14 addi r1,r1,1 | addi r1,r1,1
15 stw r1.0(r2) | stw r1.0(r4)
16 addi r1,r1,1 | addi r1,r1,1
17 stw r1,0(r2) | stw r1,0(r4)
18 addi r1,r1,1 | addi r1,r1,1
19 stw r1,0(r2) | stw r1,0(r4)
21 exists
22 (2:r3=1 /\ 2:r5=0 /\ 3:r3=1 /\ 3:r5=0)
```

parallel code. These solvers operate by converting the input code into single static assignment (SSA) form, then generating all permitted access orders. This approach seems promising, but it remains to be seen how well it works in practice. One encouraging sign is work in 2016 applying cbmc to Linux-kernel RCU [LMKM16, Roy17a]. This work used minimal configurations of RCU, and verified scenarios using small numbers of threads, but nevertheless successfully ingested Linux-kernel C code and produced a useful result. The logic expressions generated from the C code had up to 90 million variables, 450 million clauses, occupied tens of gigabytes of memory, and required up to 80 hours of CPU time for the SAT solver to produce the correct result.

Nevertheless, a Linux-kernel hacker might be justified in feeling skeptical of a claim that his or her code had been automatically verified. One way of dealing with such skepticism is to provide bug-injected versions of the code in question. If the formal-verification tool finds all the bugs, our hacker might have more confidence in the tool's capabilities. And this is exactly why there is a git archive with a 20-branch set of mutations, with each branch potentially containing a bug injected into Linux-kernel RCU [McK17]. Anyone with a formal-verification tool is cordially invited to try that tool out on this set of verification challenges.

Currently, cbmc is able to find a number of injected bugs, however, it has not yet been able to locate a bug that RCU's maintainer was not already aware of. Nevertheless, there is some reason to hope that SAT solvers will someday be useful for finding concurrency bugs in parallel code.

### 12.5 Stateless Model Checkers

The SAT-solver approaches described in the previous section are quite convenient and powerful, but the full track-

ing of all possible executions, including state, can incur substantial overhead. In fact, the memory and CPU-time overheads can sharply limit the size of programs that can be feasibly verified, which raises the question of whether less-exact approaches might find bugs in larger programs.

Although the jury is still out on this question, stateless model checkers such as Nidhugg [LSLK14] have in some cases handled larger programs [KS17b]. In addition, Nidhugg was more than an order of magnitude faster than was cbmc for some Linux-kernel RCU verification scenarios. Of course, Nidhugg's speed and scalability advantages are tied to the fact that it does not handle data non-determinism, but this was not a factor in these particular verification scenarios.

Nevertheless, as with cbmc, Nidhugg has not yet been able to locate a bug that Linux-kernel RCU's maintainer was not already aware of. However, it was able to demonstrate that one historical bug in Linux-kernel RCU was fixed by a different commit than the maintainer thought, which gives some additional hope that stateless model checkers like Nidhugg might someday be useful for finding concurrency bugs in parallel code.

# 12.6 Formal Regression Testing?

Formal verification has proven useful in some cases, but a pressing open question is whether hard-core formal verification will ever be included in automated regression-test suites for complex concurrent code bases, such as the Linux kernel. Although there is already a proof of concept for Linux-kernel SRCU [Roy17a], this test is for a small portion of one of the simplest RCU implementations, and has proven difficult to keep it caught up with the ever-changing Linux kernel. It is therefore worth asking what would be required to incorporate formal verification as first-class members of the Linux kernel's regression tests.

The following list is a good start [McK15a, slide 34]:

- 1. Any required translation must be automated.
- 2. The environment (including memory ordering) must be correctly handled.
- 3. The memory and CPU overhead must be acceptably modest.
- 4. Specific information leading to the location of the bug must be provided.
- 5. Information beyond the source code and inputs must be modest in scope.

6. The bugs located must be relevant to the code's users.

This list builds on, but is somewhat more modest than, Richard Bornat's dictum: "Formal-verification researchers should verify the code that developers write, in the language they write it in, running in the environment that it runs in, as they write it." The following sections discuss each of the above requirements, followed by a section presenting a scorecard of how well a few tools stack up against these requirements.

### 12.6.1 Automatic Translation

Although Promela and spin are invaluable design aids, if you need to formally regression-test your C-language program, you must hand-translate to Promela each time you would like to re-verify your code. If your code happens to be in the Linux kernel, which releases every 60-90 days, you will need to hand-translate from four to six times each year. Over time, human error will creep in, which means that the verification won't match the source code, rendering the verification useless. Repeated verification clearly requires either that the formal-verification tooling input your code directly, or that there be automatic translation of your code to the form required for verification.

PPCMEM and herd can in theory directly input assembly language and C++ code, but these tools work only on very small litmus tests, which normally means that you must extract the core of your mechanism—by hand. As with Promela and spin, both PPCMEM and herd are extremely useful, but they are not well-suited for regression suites.

In contrast, cbmc and Nidhugg can input C programs of reasonable (though still quite limited) size, and if their capabilities continue to grow, could well become excellent additions to regression suites.

One shortcoming of taking C code as input is that it assumes that the compiler is correct. An alternative approach is to take the binary produced by the C compiler as input, thereby accounting for any relevant compiler bugs. This approach has been used in a number of verification efforts, perhaps most notably by the SEL4 project [SM13].

**Quick Quiz 12.27:** Given the groundbreaking nature of the various verifiers used in the SEL4 project, why doesn't this chapter cover them in more depth? ■

However, verifying directly from either the source or binary both have the advantage of eliminating human translation errors, which is critically important for reliable regression testing.

### 12.6.2 Environment

It is critically important that formal-verification tools correctly model their environment. One all-too-common omission is the memory model, where a great many formal-verification tools, including Promela/spin, are restricted to sequential consistency. The QRCU experience related in Section 12.1.4.6 is an important cautionary tale.

Promela and spin assume sequential consistency, which is not a good match for modern computer systems, as will be seen in Chapter 15. In contrast, one of the great strengths of PPCMEM and herd is their detailed modeling of various CPU families memory models, including x86, ARM, Power, and, in the case of herd, even a prototype Linux-kernel memory model [AMM+17a, AMM+17b].

The cbmc and Nidhugg tools provide some ability to select memory models, but do not provide the variety that PPCMEM and herd do. However, it is likely that the larger-scale tools will adopt a greater variety of memory models as time goes on.

In the longer term, it would be helpful for formal-verification tools to include I/O [MDR16a], but it may be some time before this comes to pass.

### 12.6.3 Overhead

Almost all hard-core formal-verification tools are exponential in nature, however, there are differences in degree.

PPCMEM by design is unoptimized, in order to provide greater assurance that the memory models of interest are in fact accurately represented. The herd tool optimizes more aggressively, and so as described in Section 12.3, is orders of magnitude faster than PPCMEM. Nevertheless, both PPCMEM and herd target very small litmus tests rather than larger bodies of code.

In contrast, Promela/spin, cbmc, and Nidhugg are designed for (somewhat) larger bodies of code. Promela/spin was used to verify the Curiosity rover's filesystem [GHH+14] and, as noted earlier, both cbmc and Nidhugg were appled to Linux-kernel RCU.

If advances in heuristics continue at the rate of the past quarter century, we can look forward to large reductions in overhead for formal verification. That said, combinatorial explosion is still combinatorial explosion, which would be expected to sharply limit the size of programs that could be verified, with or without continued improvements in heuristics.

However, the flip side of combinatorial explosion is Philip II of Macedon's timeless advice: "Divide and rule."

Listing 12.30: Emulating Locking with cmpxchg\_acquire()

```
1 C C-SB+1-o-o-u+1-o-o-u-C
3
 4
6
   PO(int *sl, int *x0, int *x1)
8
     int r2:
q
     int r1;
10
     r2 = cmpxchg_acquire(s1, 0, 1);
11
     WRITE_ONCE(*x0, 1);
12
     r1 = READ_ONCE(*x1);
13
     smp_store_release(s1, 0);
15
17
   P1(int *s1, int *x0, int *x1)
18
19
20
21
22
     r2 = cmpxchg_acquire(s1, 0, 1);
23
     WRITE_ONCE(*x1, 1);
     r1 = READ_ONCE(*x0);
25
     smp_store_release(sl, 0);
28 filter (0:r2=0 /\ 1:r2=0)
29 exists (0:r1=0 /\ 1:r1=0)
```

If a large program can be divided and the pieces verified, the result can be combinatorial *implosion* [McK11d]. One natural place to divide is on API boundaries, for example, those of locking primitives. One verification pass can then verify that the locking implementation is correct, and additional verification passes can verify correct use of the locking APIs.

**Table 12.3:** Emulating Locking: Performance (s)

	# Threads	Locking	cmpxchg_acquire		
ĺ	2	0.004	0.022		
	3	0.041	0.743		
	4	0.374	59.565		
	5	4.905			

The performance benefits of this approach can be demonstrated using the Linux-kernel memory model [AMM+17a, AMM+17b]. This model provides spin\_lock() and spin\_unlock() primitives, but these primitives can also be emulated using cmpxchg\_acquire() and smp\_store\_release(), as shown in Listing 12.30 (C-SB+1-o-o-u+1-o-o-\*u.litmus and C-SB+1-o-o-u+1-o-o-u\*-C.litmus). Table 12.3 compares the performance and scalability of using the model's spin\_lock() and spin\_unlock() against emulating these primitives as shown in the listing. The differ-

ence is not insignificant: At four processes, the model is more than two orders of magnitude faster than emulation!

Quick Quiz 12.28: Why bother with a separate filter command on line 28 of Listing 12.30 instead of just adding the condition to the exists clause? And wouldn't it be simpler to use xchg\_acquire() instead of cmpxchg\_acquire()? ■

It would of course be quite useful for tools to automatically divide up large programs, verify the pieces, and then verify the combinations of pieces. In the meantime, verification of large programs will require significant manual intervention. This intervention will preferably mediated by scripting, the better to reliably carry out repeated verifications on each release, and preferably eventually in a manner well-suited for continuous integration.

In any case, we can expect formal-verification capabilities to continue to increase over time.

### 12.6.4 Locate Bugs

Any software artifact of any size contains bugs. Therefore, a formal-verification tool that reports only the presence or absence of bugs is not particularly useful. What is needed is a tool that gives at least *some* information as to where the bug is located and the nature of that bug.

The cbmc output includes a traceback mapping back to the source code, similar to Promela/spin's, as does Nidhugg. Of course, these tracebacks can be quite long, however, it is almost always worthwhile to analyze them. Although doing so can be tedious, it is usually quite a bit faster and more pleasant than locating bugs the old-fashioned way.

### 12.6.5 Minimal Scaffolding

In the old days, formal-verification researchers demanded a full specification against which the software would be verified. Unfortunately, a mathematically rigorous specification might well be larger than the actual code, and each line of specification is just as likely to contain bugs as is each line of code. A formal verification effort proving that the code faithfully implemented the specification would be a proof of bug-for-bug compatibility between the two, which might not be the intended result.

Worse yet, the requirements for a number of software artifacts, including Linux-kernel RCU, are empirical in nature [McK15e, McK15c, McK15d]. For this common type of software, a complete specification is a polite fiction.

This situation might cause one to give up all hope of formal verification of real-world software artifacts, but it turns out that there is quite a bit that can be done. For example, design and coding rules can act as a partial specification, as can assertions contained in the code. And in fact formal-verification tools such as cbmc and Nidhugg both check for assertions that can be triggered, implicitly treating these assertions as part of the specification. However, the assertions are also part of the code, which makes it less likely that they will become obsolete, especially if the code is also subjected to stress tests. The cbmc tool also checks for array-out-of-bound references, thus implicitly adding this to the specification.

This implicit-specification approach makes quite a bit of sense, particularly if you look at formal verification not as a full proof of correctness, but rather an alternative form of validation with a different set of strengths and weaknesses that other forms of validation, such as testing. From this viewpoint, software will always have bugs, and therefore any tool of any kind that helps to find those bugs is a very good thing indeed.

## 12.6.6 Relevant Bugs

Finding bugs—and fixing them—is of course the whole point of any type of validation effort. Clearly, false positives are to be avoided. But even in the absense of false positives, there are bugs and there are bugs.

For example, suppose that a software artifact had exactly 100 remaining bugs, each of which manifested on average once every million years of runtime. Suppose further that an omniscient formal-verification tool located all 100 bugs, which the developers duly fixed. What happens to the reliability of this software artifact?

The perhaps surprising answer is that the reliability *decreases*.

To see this, keep in mind that historical experience indicates that about 7% of fixes introduce a new bug [BJ12]. Therefore, fixing the 100 bugs, which had a combined mean time to failure (MTBF) of about 10,000 years, will introduce seven more bugs. Historical statistics indicate that each new bug will have an MTBF much less than 70,000 years. This in turn suggests that the combined MTBF of these seven new bugs will most likely be much less than 10,000 years, which in turn means that the well-intentioned fixing of the original 100 bugs actually decreased the reliability of the overall software.

Quick Quiz 12.29: How do we know that the MTBFs

<sup>&</sup>lt;sup>1</sup> And you *do* stress-test your code, don't you?

of known bugs is a good estimate of the MTBFs of bugs that have not yet been located? ■

**Quick Quiz 12.30:** But the formal-verification tools should immediately find all the bugs introduced by the fixes, so why is this a problem? ■

Worse yet, imagine another software artifact with one bug that fails once every day on average and 99 more that fail every million years each. Suppose that a formal-verification tool located the 99 million-year bugs, but failed to find the one-day bug. Fixing the 99 bugs located will take time and effort, likely slightly decrease reliability, and do nothing at all about the pressing each-day failure that is likely causing much embarrassment and perhaps much worse besides.

Therefore, it would be best to have a validation tool that preferentially located the most troublesome bugs.

This might sound like too much to ask, but it is what is really required if we are to actually increase software reliability.

### 12.6.7 Formal Regression Scorecard

Table 12.4 shows a rough-and-ready scorecard for the formal-verification tools covered in this chapter. Shorter wavelengths are better than longer wavelengths.

Promela requires hand translation and supports only sequential consistency, so its first two cells are red. It has reasonable overhead (for formal verification, anyway) and provides a traceback, so its next two cells are yellow. Despite requiring hand translation, Promela handles assertions in a natural way, so its fifth cell is green.

PPCMEM usually requires hand translation due to the small size of litmus tests that it supports, so its first cell is orange. It handles several memory models, so its second cell is green. Its overhead is quite high, so its third cell is red. It provides a graphical display of relations among operations, which is not as helpful as a traceback, but is still quite useful, so its fourth cell is yellow. It requires constructing an exists clause and cannot take intra-process assertions, so its fifth cell is also yellow.

The herd tool has size restrictions similar to those of PPCMEM, so herd's first cell is also orange. It supports a wide variety of memory models, so its second cell is blue. It has reasonable overhead, so its third cell is yellow. Its bug-location and assertion capabilities are quite similar to those of PPCMEM, so herd also gets yellow for the next two cells.

The cbmc tool inputs C code directly, so its first cell is blue. It supports a few memory models, so its second cell is yellow. It has reasonable overhead, so its third cell is also yellow, however, perhaps SAT-solver performance will continue improving. It provides a traceback, so its fourth cell is green. It takes assertions directly from the C code, so its fifth cell is blue.

Nidhugg also inputs C code directly, so its first cell is also blue. It supports only a couple of memory models, so its second cell is orange. Its overhead is quite low (for formal-verification), so its third cell is green. It provides a traceback, so its fourth cell is green. It takes assertions directly from the C code, so its fifth cell is blue.

So what about the sixth and final row? It is too early to tell how any of the tools do at finding the right bugs, so they are all yellow with question marks.

**Quick Quiz 12.31:** How would testing stack up in the scorecard shown in Table 12.4? ■

Once again, please note that this table rates these tools for use in regression testing. Just because many of them are poor fit for regression testing does not at all mean that they are useless, in fact, many of them have proven their worth many times over.<sup>2</sup> Just not for regression testing.

## 12.7 Summary

The formal-verification techniques described in this chapter are very powerful tools for validating small parallel algorithms, but they should not be the only tools in your toolbox. Despite decades of focus on formal verification, testing remains the validation workhorse for large parallel software systems [Cor06a, Jon11, McK15b].

It is nevertheless quite possible that this will not always be the case. To see this, consider that there is estimated to be more than twenty billion instances of the Linux kernel as of 2017. Suppose that the Linux kernel has a bug that manifests on average every million years of runtime. As noted at the end of the preceding chapter, this bug will be appearing more than 50 times *per day* across the installed base. But the fact remains that most formal validation techniques can be used only on very small code bases. So what is a concurrency coder to do?

One approach is to think in terms of finding the first bug, the first relevant bug, the last relevant bug, and the last bug.

The first bug is normally found via inspection or compiler diagnostics. Although the increasingly sophisticated

<sup>&</sup>lt;sup>2</sup> For but one example, Promela was used to verify the file system of none other than the Curiosty Rover. Was *your* formal verification tool used on a Mars rover?

	Promela	PPCMEM	herd	cbmc	Nidhugg
(1) Automated					
(2) Environment	(MM)			(MM)	(MM)
(3) Overhead				(SAT)	
(4) Locate Bugs					
(5) Minimal Scaffolding					
(6) Relevant Bugs	???	???	???	???	???

**Table 12.4:** Formal Regression Scorecard

diagnostics provided by modern compilers might be considered to be a lightweight sort of formal verification, it is not common to think of them in those terms. This is in part due to an odd practitioner prejudice which says "If I am using it, it cannot be formal verification" on the one hand, and the large difference in sophistication between compiler diagnostics and verification research on the other.

Although the first relevant bug might be located via inspection or compiler diagnostics, it is not unusual for these two steps to find only typos and false positives. Either way, the bulk of the relevant bugs, that is, those bugs that might actually be encountered in production, will often be found via testing.

When testing is driven by anticipated or real use cases, it is not uncommon for the last relevant bug to be located by testing. This situation might motivate a complete rejection of formal verification, however, irrelevant bugs have an annoying habit of suddenly becoming relevant at the least convenient moment possible, courtesy of black-hat attacks. For security-critical software, which appears to be a continually increasing fraction of the total, there can thus be strong motivation to find and fix the last bug. Testing is demonstrably unable to find the last bug, so there is a possible role for formal verification. That is, there is such a role if and only if formal verification proves capable of growing into it. As this chapter has shown, current formal verification systems are extremely limited.

Quick Quiz 12.32: But shouldn't sufficiently low-level software be for all intents and purposes immune to being exploited by black hats? ■

Another approach is to consider that formal verification is often much harder to use than is testing. This is of course in part a cultural statement, and there is every reason to hope that formal verification will be perceived to be easier as more people become familiar with it. That said, very simple test harnesses can find significant bugs in arbitrarily large software systems. In contrast, the effort

required to apply formal verification seems to increase dramatically as the system size increases.

I have nevertheless made occasional use of formal verification for more than 20 years, playing to formal verification's strengths, namely design-time verification of small complex portions of the overarching software construct. The larger overarching software construct is of course validated by testing.

**Quick Quiz 12.33:** In light of the full verification of the L4 microkernel, isn't this limited view of formal verification just a little bit obsolete? ■

One final approach is to consider the following two definitions and the consequence that they imply:

**Definition:** Bug-free programs are trivial programs.

**Definition:** Reliable programs have no known bugs.

**Consequence:** Any non-trivial reliable program contains at least one as-yet-unknown bug.

From this viewpoint, any advances in validation and verification can have but two effects: (1) An increase in the number of trivial programs or (2) A decrease in the number of reliable programs. Of course, the human race's increasing reliance on multicore systems and software provides extreme motivation for a very sharp increase in the number of trivial programs!

However, if your code is so complex that you find yourself relying too heavily on formal-verification tools, you should carefully rethink your design, especially if your formal-verification tools require your code to be handtranslated to a special-purpose language. For example, a complex implementation of the dynticks interface for preemptible RCU that was presented in Section 12.1.5 turned out to have a much simpler alternative implementation, as discussed in Section 12.1.6.9. All else being equal, a simpler implementation is much better than a proof of correctness for a complex implementation! 12.7. SUMMARY 227

And the open challenge to those working on formal verification techniques and systems is to prove this summary wrong! To assist in this task, Verification Challenge 6 is now available [McK17]. Have at it!!!

# **Chapter 13**

You don't learn how to shoot and then learn how to launch and then learn to do a controlled spin—you learn to launch-shoot-spin.

"Ender's Shadow", Orson Scott Card

# **Putting It All Together**

This chapter gives a few hints on handling some concurrent-programming puzzles, starting with counter conundrums in Section 13.1, continuing with some RCU rescues in Section 13.3, and finishing off with some hashing hassles in Section 13.4.

### 13.1 Counter Conundrums

This section outlines possible solutions to some counter conundrums.

### 13.1.1 Counting Updates

Suppose that Schrödinger (see Section 10.1) wants to count the number of updates for each animal, and that these updates are synchronized using a per-data-element lock. How can this counting best be done?

Of course, any number of counting algorithms from Chapter 5 might be considered, but the optimal approach is much simpler in this case. Just place a counter in each data element, and increment it under the protection of that element's lock!

### 13.1.2 Counting Lookups

Suppose that Schrödinger also wants to count the number of lookups for each animal, where lookups are protected by RCU. How can this counting best be done?

One approach would be to protect a lookup counter with the per-element lock, as discussed in Section 13.1.1. Unfortunately, this would require all lookups to acquire this lock, which would be a severe bottleneck on large systems.

Another approach is to "just say no" to counting, following the example of the noatime mount option. If this approach is feasible, it is clearly the best: After all, nothing is faster than doing nothing. If the lookup count cannot be dispensed with, read on!

Any of the counters from Chapter 5 could be pressed into service, with the statistical counters described in Section 5.2 being perhaps the most common choice. However, this results in a large memory footprint: The number of counters required is the number of data elements multiplied by the number of threads.

If this memory overhead is excessive, then one approach is to keep per-socket counters rather than per-CPU counters, with an eye to the hash-table performance results depicted in Figure 10.3. This will require that the counter increments be atomic operations, especially for user-mode execution where a given thread could migrate to another CPU at any time.

If some elements are looked up very frequently, there are a number of approaches that batch updates by maintaining a per-thread log, where multiple log entries for a given element can be merged. After a given log entry has a sufficiently large increment or after sufficient time has passed, the log entries may be applied to the corresponding data elements. Silas Boyd-Wickizer has done some work formalizing this notion [BW14].

# 13.2 Refurbish Reference Counting

Although reference counting is a conceptually simple technique, many devils hide in the details when it is applied to concurrent software. After all, if the object was not subject to premature disposal, there would be no need for the reference counter in the first place. But if the object can be disposed of, what prevents disposal during the reference-acquisition process itself?

There are a number of ways to refurbish reference counters for use in concurrent software, including:

<b>Table 13.1:</b>	Reference	Counting	and	Synchronization
Mechan	isms			

	Release Synchronization				
Acquisition Synchronization	Locking	Reference Counting	RCU		
Locking	-	CAM	CA		
Reference Counting	A	AM	A		
RCU	CA	MCA	CA		

- 1. A lock residing outside of the object must be held while manipulating the reference count.
- 2. The object is created with a non-zero reference count, and new references may be acquired only when the current value of the reference counter is non-zero. If a thread does not have a reference to a given object, it may obtain one with the help of another thread that already has a reference.
- 3. An existence guarantee is provided for the object, preventing it from being freed while some other entity might be attempting to acquire a reference. Existence guarantees are often provided by automatic garbage collectors, and, as will be seen in Section 9.5, by RCU.
- 4. A type-safety guarantee is provided for the object. An additional identity check must be performed once the reference is acquired. Type-safety guarantees can be provided by special-purpose memory allocators, for example, by the SLAB\_DESTROY\_BY\_RCU feature within the Linux kernel, as will be seen in Section 9.5.

Of course, any mechanism that provides existence guarantees by definition also provides type-safety guarantees. This section will therefore group the last two answers together under the rubric of RCU, leaving us with three general categories of reference-acquisition protection: Reference counting, sequence locking, and RCU.

**Quick Quiz 13.1:** Why not implement reference-acquisition using a simple compare-and-swap operation that only acquires a reference if the reference counter is non-zero? ■

Given that the key reference-counting issue is synchronization between acquisition of a reference and freeing of the object, we have nine possible combinations of mechanisms, as shown in Table 13.1. This table divides reference-counting mechanisms into the following broad categories:

- 1. Simple counting with neither atomic operations, memory barriers, nor alignment constraints ("–").
- 2. Atomic counting without memory barriers ("A").
- 3. Atomic counting, with memory barriers required only on release ("AM").
- 4. Atomic counting with a check combined with the atomic acquisition operation, and with memory barriers required only on release ("CAM").
- 5. Atomic counting with a check combined with the atomic acquisition operation ("CA").
- 6. Atomic counting with a check combined with the atomic acquisition operation, and with memory barriers also required on acquisition ("MCA").

However, because all Linux-kernel atomic operations that return a value are defined to contain memory barriers, <sup>1</sup> all release operations contain memory barriers, and all checked acquisition operations also contain memory barriers. Therefore, cases "CA" and "MCA" are equivalent to "CAM", so that there are sections below for only the first four cases: "–", "A", "AM", and "CAM". The Linux primitives that support reference counting are presented in Section 13.2.2. Later sections cite optimizations that can improve performance if reference acquisition and release is very frequent, and the reference count need be checked for zero only very rarely.

## 13.2.1 Implementation of Reference-Counting Categories

Simple counting protected by locking ("–") is described in Section 13.2.1.1, atomic counting with no memory barriers ("A") is described in Section 13.2.1.2, atomic counting with acquisition memory barrier ("AM") is described in Section 13.2.1.3, and atomic counting with check and release memory barrier ("CAM") is described in Section 13.2.1.4.

 $<sup>^{\</sup>rm I}$  With  ${\tt atomic\_read}()$  and  ${\tt ATOMIC\_INIT}()$  being the exceptions that prove the rule.

Listing 13.1: Simple Reference-Count API

```
1 struct sref {
    int refcount;
 3 }:
 5 void sref_init(struct sref *sref)
     sref->refcount = 1;
 8 }
10 void sref_get(struct sref *sref)
     sref->refcount++;
13 }
15 int sref_put(struct sref *sref,
                void (*release)(struct sref *sref))
17 {
     WARN_ON(release == NULL);
18
     WARN_ON(release == (void (*)(struct sref *))kfree);
20
21
     if (--sref->refcount == 0) {
       release(sref);
23
       return 1;
24
25
    return 0;
26 }
```

### 13.2.1.1 Simple Counting

Simple counting, with neither atomic operations nor memory barriers, can be used when the reference-counter acquisition and release are both protected by the same lock. In this case, it should be clear that the reference count itself may be manipulated non-atomically, because the lock provides any necessary exclusion, memory barriers, atomic instructions, and disabling of compiler optimizations. This is the method of choice when the lock is required to protect other operations in addition to the reference count, but where a reference to the object must be held after the lock is released. Listing 13.1 shows a simple API that might be used to implement simple non-atomic reference counting—although simple reference counting is almost always open-coded instead.

### 13.2.1.2 Atomic Counting

Simple atomic counting may be used in cases where any CPU acquiring a reference must already hold a reference. This style is used when a single CPU creates an object for its own private use, but must allow other CPU, tasks, timer handlers, or I/O completion handlers that it later spawns to also access this object. Any CPU that hands the object off must first acquire a new reference on behalf of the recipient object. In the Linux kernel, the kref primitives are used to implement this style of reference counting, as shown in Listing 13.2.

Atomic counting is required because locking is not used

Listing 13.2: Linux Kernel kref API

```
1 struct kref {
    atomic_t refcount;
3 %:
5 void kref_init(struct kref *kref)
6 {
     atomic_set(&kref->refcount, 1);
8 }
9
10 void kref_get(struct kref *kref)
    WARN_ON(!atomic_read(&kref->refcount));
12
13
    atomic_inc(&kref->refcount);
14 }
15
16 static inline int
17 kref_sub(struct kref *kref, unsigned int count,
18
            void (*release)(struct kref *kref))
19 {
     WARN ON(release == NULL);
21
22
     if (atomic_sub_and_test((int) count,
23
                             &kref->refcount)) {
       release(kref):
25
       return 1;
26
    return 0;
27
28 }
```

to protect all reference-count operations, which means that it is possible for two different CPUs to concurrently manipulate the reference count. If normal increment and decrement were used, a pair of CPUs might both fetch the reference count concurrently, perhaps both obtaining the value "3". If both of them increment their value, they will both obtain "4", and both will store this value back into the counter. Since the new value of the counter should instead be "5", one of the two increments has been lost. Therefore, atomic operations must be used both for counter increments and for counter decrements.

If releases are guarded by locking or RCU, memory barriers are *not* required, but for different reasons. In the case of locking, the locks provide any needed memory barriers (and disabling of compiler optimizations), and the locks also prevent a pair of releases from running concurrently. In the case of RCU, cleanup must be deferred until all currently executing RCU read-side critical sections have completed, and any needed memory barriers or disabling of compiler optimizations will be provided by the RCU infrastructure. Therefore, if two CPUs release the final two references concurrently, the actual cleanup will be deferred until both CPUs exit their RCU read-side critical sections.

**Quick Quiz 13.2:** Why isn't it necessary to guard against cases where one CPU acquires a reference just after another CPU releases the last reference? ■

The kref structure itself, consisting of a single atomic

data item, is shown in lines 1-3 of Listing 13.2. The kref\_init() function on lines 5-8 initializes the counter to the value "1". Note that the atomic\_set() primitive is a simple assignment, the name stems from the data type of atomic\_t rather than from the operation. The kref\_init() function must be invoked during object creation, before the object has been made available to any other CPU.

The kref\_get() function on lines 10-14 unconditionally atomically increments the counter. The atomic\_inc() primitive does not necessarily explicitly disable compiler optimizations on all platforms, but the fact that the kref primitives are in a separate module and that the Linux kernel build process does no cross-module optimizations has the same effect.

The kref\_sub() function on lines 16-28 atomically decrements the counter, and if the result is zero, line 24 invokes the specified release() function and line 25 returns, informing the caller that release() was invoked. Otherwise, kref\_sub() returns zero, informing the caller that release() was not called.

Quick Quiz 13.3: Suppose that just after the atomic\_sub\_and\_test() on line 22 of Listing 13.2 is invoked, that some other CPU invokes kref\_get(). Doesn't this result in that other CPU now having an illegal reference to a released object? ■

Quick Quiz 13.4: Suppose that kref\_sub() returns zero, indicating that the release() function was not invoked. Under what conditions can the caller rely on the continued existence of the enclosing object?

**Quick Quiz 13.5:** Why not just pass kfree() as the release function? ■

# 13.2.1.3 Atomic Counting With Release Memory Barrier

This style of reference is used in the Linux kernel's networking layer to track the destination caches that are used in packet routing. The actual implementation is quite a bit more involved; this section focuses on the aspects of struct dst\_entry reference-count handling that matches this use case, shown in Listing 13.3.

The dst\_clone() primitive may be used if the caller already has a reference to the specified dst\_entry, in which case it obtains another reference that may be handed off to some other entity within the kernel. Because a reference is already held by the caller, dst\_clone() need not execute any memory barriers. The act of handing the dst\_entry to some other entity might or might not require a memory barrier, but if such a memory barrier is

Listing 13.3: Linux Kernel dst\_clone API

```
1 static inline
 2 struct dst_entry * dst_clone(struct dst_entry * dst)
3 {
4
     if (dst)
       atomic_inc(&dst->__refcnt);
 5
     return dst;
9 static inline
10 void dst_release(struct dst_entry * dst)
11 {
12
     if (dst) {
13
       WARN_ON(atomic_read(&dst->__refcnt) < 1);</pre>
14
       smp_mb__before_atomic_dec();
15
       atomic_dec(&dst->__refcnt);
16
17 }
```

required, it will be embedded in the mechanism used to hand the dst\_entry off.

The dst\_release() primitive may be invoked from any environment, and the caller might well reference elements of the dst\_entry structure immediately prior to the call to dst\_release(). The dst\_release() primitive therefore contains a memory barrier on line 14 preventing both the compiler and the CPU from misordering accesses.

Please note that the programmer making use of dst\_clone() and dst\_release() need not be aware of the memory barriers, only of the rules for using these two primitives.

# 13.2.1.4 Atomic Counting With Check and Release Memory Barrier

Consider a situation where the caller must be able to acquire a new reference to an object to which it does not already hold a reference. The fact that initial reference-count acquisition can now run concurrently with reference-count release adds further complications. Suppose that a reference-count release finds that the new value of the reference count is zero, signalling that it is now safe to clean up the reference-counted object. We clearly cannot allow a reference-count acquisition to start after such clean-up has commenced, so the acquisition must include a check for a zero reference count. This check must be part of the atomic increment operation, as shown below.

**Quick Quiz 13.6:** Why can't the check for a zero reference count be made in a simple "if" statement with an atomic increment in its "then" clause? ■

The Linux kernel's fget() and fput() primitives use this style of reference counting. Simplified versions of

Listing 13.4: Linux Kernel fget/fput API

```
1 struct file *fget(unsigned int fd)
 3
    struct file *file;
     struct files_struct *files = current->files;
     rcu_read_lock();
     file = fcheck_files(files, fd);
    if (file) {
       if (!atomic inc not zero(&file->f count)) {
         rcu_read_unlock();
11
         return NULL;
12
      }
13
     rcu read unlock():
14
15
    return file:
16 }
18 struct file *
19 fcheck_files(struct files_struct *files, unsigned int fd)
20 {
     struct file * file = NULL;
21
     struct fdtable *fdt = rcu_dereference((files)->fdt);
23
     if (fd < fdt->max_fds)
25
       file = rcu_dereference(fdt->fd[fd]);
26
     return file:
27 }
29 void fput(struct file *file)
30 {
    if (atomic_dec_and_test(&file->f_count))
32
       {\tt call\_rcu(\&file->f\_u.fu\_rcuhead,\ file\_free\_rcu);}
33 }
35 static void file_free_rcu(struct rcu_head *head)
36 {
     struct file *f:
37
38
    f = container_of(head, struct file, f_u.fu_rcuhead);
     kmem_cache_free(filp_cachep, f);
```

these functions are shown in Listing 13.4.

Line 4 of fget () fetches the pointer to the current process's file-descriptor table, which might well be shared with other processes. Line 6 invokes rcu\_read\_lock(), which enters an RCU read-side critical section. The callback function from any subsequent call rcu() primitive will be deferred until a matching rcu read unlock() is reached (line 10 or 14 in this example). Line 7 looks up the file structure corresponding to the file descriptor specified by the fd argument, as will be described later. If there is an open file corresponding to the specified file descriptor, then line 9 attempts to atomically acquire a reference count. If it fails to do so, lines 10-11 exit the RCU read-side critical section and report failure. Otherwise, if the attempt is successful, lines 14-15 exit the read-side critical section and return a pointer to the file structure.

The fcheck\_files() primitive is a helper function for fget(). It uses the rcu\_dereference() primitive to safely fetch an RCU-protected pointer for later dereferencing (this emits a memory barrier on CPUs such as

DEC Alpha in which data dependencies do not enforce memory ordering). Line 22 uses rcu\_dereference() to fetch a pointer to this task's current file-descriptor table, and line 24 checks to see if the specified file descriptor is in range. If so, line 25 fetches the pointer to the file structure, again using the rcu\_dereference() primitive. Line 26 then returns a pointer to the file structure or NULL in case of failure.

The fput() primitive releases a reference to a file structure. Line 31 atomically decrements the reference count, and, if the result was zero, line 32 invokes the call\_rcu() primitives in order to free up the file structure (via the file\_free\_rcu() function specified in call\_rcu()'s second argument), but only after all currently-executing RCU read-side critical sections complete. The time period required for all currently-executing RCU read-side critical sections to complete is termed a "grace period". Note that the atomic\_dec\_and\_test() primitive contains a memory barrier. This memory barrier is not necessary in this example, since the structure cannot be destroyed until the RCU read-side critical section completes, but in Linux, all atomic operations that return a result must by definition contain memory barriers.

Once the grace period completes, the file\_free\_rcu() function obtains a pointer to the file structure on line 39, and frees it on line 40.

This approach is also used by Linux's virtual-memory system, see get\_page\_unless\_zero() and put\_page\_testzero() for page structures as well as try\_to\_unuse() and mmput() for memory-map structures.

# 13.2.2 Linux Primitives Supporting Reference Counting

The Linux-kernel primitives used in the above examples are summarized in the following list.

### atomic t

Type definition for 32-bit quantity to be manipulated atomically.

### void atomic\_dec(atomic\_t \*var);

Atomically decrements the referenced variable without necessarily issuing a memory barrier or disabling compiler optimizations.

# int atomic\_dec\_and\_test(atomic\_t \*var); Atomically decrements the referenced variable, returning true (non-zero) if the result is zero. Issues

a memory barrier and disables compiler optimizations that might otherwise move memory references across this primitive.

### void atomic\_inc(atomic\_t \*var);

Atomically increments the referenced variable without necessarily issuing a memory barrier or disabling compiler optimizations.

### int atomic\_inc\_not\_zero(atomic\_t \*var);

Atomically increments the referenced variable, but only if the value is non-zero, and returning true (non-zero) if the increment occurred. Issues a memory barrier and disables compiler optimizations that might otherwise move memory references across this primitive.

### int atomic\_read(atomic\_t \*var);

Returns the integer value of the referenced variable. This need not be an atomic operation, and it need not issue any memory-barrier instructions. Instead of thinking of as "an atomic read", think of it as "a normal read from an atomic variable".

### void atomic\_set(atomic\_t \*var, int val);

Sets the value of the referenced atomic variable to "val". This need not be an atomic operation, and it is not required to either issue memory barriers or disable compiler optimizations. Instead of thinking of as "an atomic set", think of it as "a normal set of an atomic variable".

# void call\_rcu(struct rcu\_head \*head, void (\*func)(struct rcu\_head \*head));

Invokes func (head) some time after all currently executing RCU read-side critical sections complete, however, the call\_rcu() primitive returns immediately. Note that head is normally a field within an RCU-protected data structure, and that func is normally a function that frees up this data structure. The time interval between the invocation of call\_rcu() and the invocation of func is termed a "grace period". Any interval of time containing a grace period is itself a grace period.

### type \*container\_of(p, type, f);

Given a pointer p to a field f within a structure of the specified type, return a pointer to the structure.

### void rcu\_read\_lock(void);

Marks the beginning of an RCU read-side critical section.

### void rcu\_read\_unlock(void);

Marks the end of an RCU read-side critical section. RCU read-side critical sections may be nested.

### void smp\_mb\_\_before\_atomic\_dec(void);

Issues a memory barrier and disables code-motion compiler optimizations only if the platform's atomic dec() primitive does not already do so.

### struct rcu\_head

A data structure used by the RCU infrastructure to track objects awaiting a grace period. This is normally included as a field within an RCU-protected data structure.

**Quick Quiz 13.7:** An atomic\_read() and an atomic\_set() that are non-atomic? Is this some kind of bad joke??? ■

### 13.2.3 Counter Optimizations

In some cases where increments and decrements are common, but checks for zero are rare, it makes sense to maintain per-CPU or per-task counters, as was discussed in Chapter 5. See the paper on sleepable read-copy update (SRCU) for an example of this technique applied to RCU [McK06]. This approach eliminates the need for atomic instructions or memory barriers on the increment and decrement primitives, but still requires that codemotion compiler optimizations be disabled. In addition, the primitives such as synchronize\_srcu() that check for the aggregate reference count reaching zero can be quite slow. This underscores the fact that these techniques are designed for situations where the references are frequently acquired and released, but where it is rarely necessary to check for a zero reference count.

However, it is usually the case that use of reference counts requires writing (often atomically) to a data structure that is otherwise read only. In this case, reference counts are imposing expensive cache misses on readers.

It is therefore worthwhile to look into synchronization mechanisms that do not require readers to write to the data structure being traversed. One possibility is the hazard pointers covered in Section 9.3 and another is RCU, which is covered in Section 9.5.

### 13.3 RCU Rescues

This section shows how to apply RCU to some examples discussed earlier in this book. In some cases, RCU pro-

13.3. RCU RESCUES 235

vides simpler code, in other cases better performance and scalability, and in still other cases, both.

### 13.3.1 RCU and Per-Thread-Variable-Based Statistical Counters

Section 5.2.4 described an implementation of statistical counters that provided excellent performance, roughly that of simple increment (as in the C ++ operator), and linear scalability—but only for incrementing via inc\_count(). Unfortunately, threads needing to read out the value via read\_count() were required to acquire a global lock, and thus incurred high overhead and suffered poor scalability. The code for the lock-based implementation is shown in Listing 5.5 on Page 43.

**Quick Quiz 13.8:** Why on earth did we need that global lock in the first place? ■

### 13.3.1.1 Design

The hope is to use RCU rather than final\_mutex to protect the thread traversal in read\_count() in order to obtain excellent performance and scalability from read\_count(), rather than just from inc\_count(). However, we do not want to give up any accuracy in the computed sum. In particular, when a given thread exits, we absolutely cannot lose the exiting thread's count, nor can we double-count it. Such an error could result in inaccuracies equal to the full precision of the result, in other words, such an error would make the result completely useless. And in fact, one of the purposes of final\_mutex is to ensure that threads do not come and go in the middle of read\_count() execution.

Quick Quiz 13.9: Just what is the accuracy of read\_count(), anyway? ■

Therefore, if we are to dispense with final\_mutex, we will need to come up with some other method for ensuring consistency. One approach is to place the total count for all previously exited threads and the array of pointers to the per-thread counters into a single structure. Such a structure, once made available to read\_count(), is held constant, ensuring that read\_count() sees consistent data.

### 13.3.1.2 Implementation

Lines 1-4 of Listing 13.5 show the countarray structure, which contains a ->total field for the count from previously exited threads, and a counterp[] array of

#### **Listing 13.5:** RCU and Per-Thread Statistical Counters

```
1 struct countarray {
    unsigned long total;
 3
    unsigned long *counterp[NR_THREADS];
 6 long __thread counter = 0;
 7 struct countarray *countarrayp = NULL;
 8 DEFINE_SPINLOCK(final_mutex);
10 void inc count(void)
11 {
12
     counter++;
13 }
15 long read_count(void)
17
     struct countarray *cap;
18
     unsigned long sum;
21
    rcu_read_lock();
    cap = rcu_dereference(countarrayp);
     sum = cap->total;
     for_each_thread(t)
       if (cap->counterp[t] != NULL)
26
         sum += *cap->counterp[t];
    rcu_read_unlock();
28
    return sum;
29 }
30
31 void count init(void)
32 {
33
     countarrayp = malloc(sizeof(*countarrayp));
     if (countarrayp == NULL) {
34
35
       fprintf(stderr, "Out of memory\n");
36
       exit(-1);
37
    memset(countarrayp, '\0', sizeof(*countarrayp));
38
39 }
40
41 void count_register_thread(void)
42 {
43
     int idx = smp_thread_id();
44
45
     spin lock(&final mutex);
     countarrayp->counterp[idx] = &counter;
46
47
     spin_unlock(&final_mutex);
48 }
49
50 void count_unregister_thread(int nthreadsexpected)
51 {
52
     struct countarray *cap;
     struct countarray *capold;
53
54
     int idx = smp_thread_id();
55
56
     cap = malloc(sizeof(*countarrayp));
     if (cap == NULL) {
57
58
       fprintf(stderr, "Out of memory\n");
59
       exit(-1);
60
     spin_lock(&final_mutex);
62
     *cap = *countarrayp;
     cap->total += counter;
     cap->counterp[idx] = NULL;
     capold = countarrayp;
     rcu_assign_pointer(countarrayp, cap);
     spin_unlock(&final_mutex);
     synchronize_rcu();
     free(capold);
70 }
```

pointers to the per-thread counter for each currently running thread. This structure allows a given execution of read\_count() to see a total that is consistent with the indicated set of running threads.

Lines 6-8 contain the definition of the per-thread counter variable, the global pointer countarrayp referencing the current countarray structure, and the final mutex spinlock.

Lines 10-13 show inc\_count(), which is unchanged from Listing 5.5.

Lines 15-29 show read\_count(), which has changed significantly. Lines 21 and 27 substitute rcu\_read\_lock() and rcu\_read\_unlock() for acquisition and release of final\_mutex. Line 22 uses rcu\_dereference() to snapshot the current countarray structure into local variable cap. Proper use of RCU will guarantee that this countarray structure will remain with us through at least the end of the current RCU read-side critical section at line 27. Line 23 initializes sum to cap->total, which is the sum of the counts of threads that have previously exited. Lines 24-26 add up the per-thread counters corresponding to currently running threads, and, finally, line 28 returns the sum.

The initial value for countarrayp is provided by count\_init() on lines 31-39. This function runs before the first thread is created, and its job is to allocate and zero the initial structure, and then assign it to countarrayp.

Lines 41-48 show the count\_register\_thread() function, which is invoked by each newly created thread. Line 43 picks up the current thread's index, line 45 acquires final\_mutex, line 46 installs a pointer to this thread's counter, and line 47 releases final\_mutex.

Quick Quiz 13.10: Hey!!! Line 46 of Listing 13.5 modifies a value in a pre-existing countarray structure! Didn't you say that this structure, once made available to read\_count(), remained constant???

Lines 50-70 shows count\_unregister\_thread(), which is invoked by each thread just before it exits. Lines 56-60 allocate a new countarray structure, line 61 acquires final\_mutex and line 67 releases it. Line 62 copies the contents of the current countarray into the newly allocated version, line 63 adds the exiting thread's counter to new structure's ->total, and line 64 NULLs the exiting thread's counterp[] array element. Line 65 then retains a pointer to the current (soon to be old) countarray structure, and line 66 uses rcu\_assign\_pointer() to install the new version of the countarray structure. Line 68 waits for a grace period to elapse, so that any threads that might be concurrently executing in

read\_count(), and thus might have references to the old countarray structure, will be allowed to exit their RCU read-side critical sections, thus dropping any such references. Line 69 can then safely free the old countarray structure.

#### **13.3.1.3** Discussion

**Quick Quiz 13.11:** Wow! Listing 13.5 contains 69 lines of code, compared to only 42 in Listing 5.5. Is this extra complexity really worth it? ■

Use of RCU enables exiting threads to wait until other threads are guaranteed to be done using the exiting threads' \_\_thread variables. This allows the read\_count() function to dispense with locking, thereby providing excellent performance and scalability for both the inc\_count() and read\_count() functions. However, this performance and scalability come at the cost of some increase in code complexity. It is hoped that compiler and library writers employ user-level RCU [Des09b] to provide safe cross-thread access to \_\_thread variables, greatly reducing the complexity seen by users of \_\_thread variables.

# 13.3.2 RCU and Counters for Removable I/O Devices

Section 5.5 showed a fanciful pair of code fragments for dealing with counting I/O accesses to removable devices. These code fragments suffered from high overhead on the fastpath (starting an I/O) due to the need to acquire a reader-writer lock.

This section shows how RCU may be used to avoid this overhead.

The code for performing an I/O is quite similar to the original, with an RCU read-side critical section being substituted for the reader-writer lock read-side critical section in the original:

```
1 rcu_read_lock();
2 if (removing) {
3    rcu_read_unlock();
4    cancel_io();
5 } else {
6    add_count(1);
7    rcu_read_unlock();
8    do_io();
9    sub_count(1);
```

13.3. RCU RESCUES 237

**Listing 13.6:** RCU-Protected Variable-Length Array

```
1 struct foo {
2   int length;
3   char *a;
4 };
```

The RCU read-side primitives have minimal overhead, thus speeding up the fastpath, as desired.

The updated code fragment removing a device is as follows:

```
1 spin_lock(&mylock);
2 removing = 1;
3 sub_count(mybias);
4 spin_unlock(&mylock);
5 synchronize_rcu();
6 while (read_count() != 0) {
7    poll(NULL, 0, 1);
8 }
9 remove_device();
```

Here we replace the reader-writer lock with an exclusive spinlock and add a synchronize\_rcu() to wait for all of the RCU read-side critical sections to complete. Because of the synchronize\_rcu(), once we reach line 6, we know that all remaining I/Os have been accounted for.

Of course, the overhead of synchronize\_rcu() can be large, but given that device removal is quite rare, this is usually a good tradeoff.

### 13.3.3 Array and Length

Suppose we have an RCU-protected variable-length array, as shown in Listing 13.6. The length of the array ->a[] can change dynamically, and at any given time, its length is given by the field ->length. Of course, this introduces the following race condition:

- 1. The array is initially 16 characters long, and thus ->length is equal to 16.
- CPU 0 loads the value of ->length, obtaining the value 16.
- 3. CPU 1 shrinks the array to be of length 8, and assigns a pointer to a new 8-character block of memory into ->a[].
- CPU 0 picks up the new pointer from ->a[], and stores a new value into element 12. Because the array has only 8 characters, this results in a SEGV or (worse yet) memory corruption.

**Listing 13.7:** Improved RCU-Protected Variable-Length Array

```
1 struct foo_a {
2    int length;
3    char a[0];
4 };
5
6 struct foo {
7    struct foo_a *fa;
8 };
```

How can we prevent this?

One approach is to make careful use of memory barriers, which are covered in Chapter 15. This works, but incurs read-side overhead and, perhaps worse, requires use of explicit memory barriers.

A better approach is to put the value and the array into the same structure, as shown in Listing 13.7. Allocating a new array (foo\_a structure) then automatically provides a new place for the array length. This means that if any CPU picks up a reference to ->fa, it is guaranteed that the ->length will match the ->a[] length [ACMS03].

- 1. The array is initially 16 characters long, and thus ->length is equal to 16.
- CPU 0 loads the value of ->fa, obtaining a pointer to the structure containing the value 16 and the 16-byte array.
- 3. CPU 0 loads the value of ->fa->length, obtaining the value 16.
- 4. CPU 1 shrinks the array to be of length 8, and assigns a pointer to a new foo\_a structure containing an 8character block of memory into ->fa.
- 5. CPU 0 picks up the new pointer from ->a[], and stores a new value into element 12. But because CPU 0 is still referencing the old foo\_a structure that contains the 16-byte array, all is well.

Of course, in both cases, CPU 1 must wait for a grace period before freeing the old array.

A more general version of this approach is presented in the next section.

### 13.3.4 Correlated Fields

Suppose that each of Schödinger's animals is represented by the data element shown in Listing 13.8. The meas\_1, meas\_2, and meas\_3 fields are a set of correlated measurements that are updated periodically. It is critically important that readers see these three values from a single measurement update: If a reader sees an old value

#### Listing 13.8: Uncorrelated Measurement Fields

```
1 struct animal {
2   char name[40];
3   double age;
4   double meas_1;
5   double meas_2;
6   double meas_3;
7   char photo[0]; /* large bitmap. */
8 };
```

### Listing 13.9: Correlated Measurement Fields

```
1 struct measurement {
2   double meas_1;
3   double meas_2;
4   double meas_3;
5 };
6
7 struct animal {
8   char name[40];
9   double age;
10   struct measurement *mp;
11   char photo[0]; /* large bitmap. */
12 };
```

of meas\_1 but new values of meas\_2 and meas\_3, that reader will become fatally confused. How can we guarantee that readers will see coordinated sets of these three values?

One approach would be to allocate a new animal structure, copy the old structure into the new structure, update the new structure's meas\_1, meas\_2, and meas\_3 fields, and then replace the old structure with a new one by updating the pointer. This does guarantee that all readers see coordinated sets of measurement values, but it requires copying a large structure due to the ->photo[] field. This copying might incur unacceptably large overhead.

Another approach is to insert a level of indirection, as shown in Listing 13.9. When a new measurement is taken, a new measurement structure is allocated, filled in with the measurements, and the animal structure's ->mp field is updated to point to this new measurement structure using rcu\_assign\_pointer(). After a grace period elapses, the old measurement structure can be freed.

**Quick Quiz 13.12:** But cant't the approach shown in Listing 13.9 result in extra cache misses, in turn resulting in additional read-side overhead? ■

This approach enables readers to see correlated values for selected fields with minimal read-side overhead.

# 13.4 Hashing Hassles

This section looks at some issues that can arise when dealing with hash tables. Please note that these issues also apply to many other search structures.

### 13.4.1 Correlated Data Elements

This situation is analogous to that in Section 13.3.4: We have a hash table where we need correlated views of two or more of the elements. These elements are updated together, and we do not want to see an old version of the first element along with new versions of the other elements. For example, Schrödinger decided to add his extended family to his in-memory database along with all his animals. Although Schrödinger understands that marriages and divorces do not happen instantaneously, he is also a traditionalist. As such, he absolutely does not want his database ever to show that the bride is now married, but the groom is not, and vice versa. In other words, Schrödinger wants to be able to carry out a wedlock-consistent traversal of his database.

One approach is to use sequence locks (see Section 9.4), so that wedlock-related updates are carried out under the protection of write\_seqlock(), while reads requiring wedlock consistency are carried out within a read\_seqbegin() / read\_seqretry() loop. Note that sequence locks are not a replacement for RCU protection: Sequence locks protect against concurrent modifications, but RCU is still needed to protect against concurrent deletions.

This approach works quite well when the number of correlated elements is small, the time to read these elements is short, and the update rate is low. Otherwise, updates might happen so quickly that readers might never complete. Although Schrödinger does not expect that even his least-sane relatives will marry and divorce quickly enough for this to be a problem, he does realize that this problem could well arise in other situations. One way to avoid this reader-starvation problem is to have the readers use the update-side primitives if there have been too many retries, but this can degrade both performance and scalability.

In addition, if the update-side primitives are used too frequently, poor performance and scalability will result due to lock contention. One way to avoid this is to maintain a per-element sequence lock, and to hold both spouses' locks when updating their marital status. Readers can do their retry looping on either of the spouses' locks to gain a stable view of any change in marital status involving both members of the pair. This avoids contention due to high marriage and divorce rates, but complicates gaining a stable view of all marital statuses during a single scan of the database.

If the element groupings are well-defined and persistent, which marital status is hoped to be, then one ap-

proach is to add pointers to the data elements to link together the members of a given group. Readers can then traverse these pointers to access all the data elements in the same group as the first one located.

Other approaches using version numbering are left as exercises for the interested reader.

# 13.4.2 Update-Friendly Hash-Table Traversal

Suppose that a statistical scan of all elements in a hash table is required. For example, Schrödinger might wish to compute the average length-to-weight ratio over all of his animals.<sup>2</sup> Suppose further that Schrödinger is willing to ignore slight errors due to animals being added to and removed from the hash table while this statistical scan is being carried out. What should Schrödinger do to control concurrency?

One approach is to enclose the statistical scan in an RCU read-side critical section. This permits updates to proceed concurrently without unduly impeding the scan. In particular, the scan does not block the updates and vice versa, which allows scan of hash tables containing very large numbers of elements to be supported gracefully, even in the face of very high update rates.

**Quick Quiz 13.13:** But how does this scan work while a resizable hash table is being resized? In that case, neither the old nor the new hash table is guaranteed to contain all the elements in the hash table! ■

Why would such a quantity be useful? Beats me! But group statistics in general are often useful.

If a little knowledge is a dangerous thing, just imagine all the havoc you could wreak with a lot of knowledge!

### **Chapter 14**

Unknown

## **Advanced Synchronization**

This chapter covers two categories of advanced synchronization, namely lockless and real-time synchronization.

Lockless synchronization can be quite helpful when faced with extreme requirements, but sadly, lockless synchronization is no panacea. For example, as noted at the end of Chapter 5, you should thoroughly apply partitioning, batching, and well-tested packaged weak APIs (see Chapter 8 and 9) before even thinking about lockless synchronization.

But after doing all that, you still might find yourself needing the advanced techniques described in this chapter. To that end, Section 14.1 summarizes techniques used thus far for avoiding locks and Section 14.2 gives a brief overview of non-blocking synchronization. Memory ordering is also quite important, but is sufficiently large to warrant its own chapter, namely Chapter 15.

The second form of advanced synchronization provides stronger forward-progress guarantees, as needed for parallel real-time computing. Real-time synchronization is therfore the topic of Section 14.3.

### 14.1 Avoiding Locks

Although locking is the workhorse of parallelism in production, in many situations performance, scalability, and real-time response can all be greatly improved through use of lockless techniques. A particularly impressive example of such a lockless technique are the statistical counters described in Section 5.2, which avoids not only locks, but also atomic operations, memory barriers, and even cache misses for counter increments. Other examples we have covered include:

1. The fastpaths through a number of other counting algorithms in Chapter 5.

- 2. The fastpath through resource allocator caches in Section 6.4.3.
- 3. The maze solver in Section 6.5.
- 4. The data-ownership techniques described in Chapter 8.
- 5. The reference-counting and RCU techinques described in Chapter 9.
- 6. The lookup code paths described in Chapter 10.
- 7. Many of the techniques described in Chapter 13.

In short, lockless techniques are quite useful and are heavily used.

However, it is best if lockless techniques are hidden behind a well-defined API, such as the inc\_count(), memblock\_alloc(), rcu\_read\_lock(), and so on. The reason for this is that undisciplined use of lockless techniques is a good way to create difficult bugs. If you don't believe that avoiding such bugs is easier than finding and fixing them, please re-read Chapters 11 and 12.

A key component of many lockless techniques is the memory barrier, which is described in the following section.

# 14.2 Non-Blocking Synchronization

The term *non-blocking synchronization* (NBS) describes six classes of linearizable algorithms with differing *forward-progress guarantees*. These forward-progress guarantees are orthogonal to those that form the basis of real-time programming:

- Real-time forward-progress guarantees usually have some definite time associated with them, for example, "scheduling latency must be less than 100 microseconds." In contrast, the most popular forms of NBS only guarantees that progress will be made in finite time, with no definite bound.
- Real-time forward-progress guarantees are sometimes probabilistic, as in the soft-real-time guarantee that "at least 99.9 % of the time, scheduling latency must be less than 100 microseconds." In contrast, NBS's forward-progress guarantees have traditionally been unconditional.
- 3. Real-time forward-progress guarantees are often conditioned on environmental constraints, for example, only being honored for the highest-priority tasks, when each CPU spends at least a certain fraction of its time idle, or when I/O rates are below some specified maximum. In contrast, NBS's forward-progress guarantees are usually unconditional.<sup>1</sup>
- 4. Real-time forward-progress guarantees usually apply only in the absence of software bugs. In contrast, most NBS guarantees apply even in the face of failstop bugs.<sup>2</sup>
- NBS forward-progress guarantee classes imply linearizability. In contrast, real-time forward progress guarantees are often independent of ordering constraints such as linearizability.

Despite these differences, a number of NBS algorithms are extremely useful in real-time programs.

There are currently seven levels in the NBS hierarchy [ACHS13], which are roughly as follows:

- Bounded wait-free synchronization: Every thread will make progress within a specific finite period of time [Her91]. (Note that this level is widely considered to be unachievable, which might be why Alitarh et al. [ACHS13] omitted it.)
- 2. *Wait-free synchronization*: Every thread will make progress in finite time [Her93].
- 3. *Lock-free synchronization*: At least one thread will make progress in finite time [Her93].

- 4. *Obstruction-free synchronization*: Every thread will make progress in finite time in the absence of contention [HLM03].
- Clash-free synchronization: At least one thread will make progress in finite time in the absence of contention [ACHS13].
- Starvation-free synchronization: Every thread will make progress in finite time in the absence of failures [ACHS13].
- Deadlock-free synchronization: At least one thread will make progress in finite time in the absence of failures [ACHS13].

NBS classes 1, 2 and 3 were first formulated in the early 1990s, class 4 was first formulated in the early 2000s, and class 5 was first formulated in 2013. The final two classes have seen informal use for a great many decades, but were reformulated in 2013.

In theory, any parallel algorithm can be cast into waitfree form, but there are a relatively small subset of NBS algorithms that are in common use. A few of these are listed in the following section.

#### **14.2.1 Simple NBS**

Perhaps the simplest NBS algorithm is atomic update of an integer counter using fetch-and-add (atomic\_add\_ return()) primitives.

Another simple NBS algorithm implements a set of integers in an array. Here the array index indicates a value that might be a member of the set and the array element indicates whether or not that value actually is a set member. The linearizability criterion for NBS algorithms requires that reads from and updates to the array either use atomic instructions or be accompanied by memory barriers, but in the not-uncommon case where linearizability is not important, simple volatile loads and stores suffice, for example, using ACCESS\_ONCE().

An NBS set may also be implemented using a bitmap, where each value that might be a member of the set corresponds to one bit. Reads and updates must normally be carried out via atomic bit-manipulation instructions, although compare-and-swap (cmpxchg() or CAS) instructions can also be used.

The statistical counters algorithm discussed in Section 5.2 can be considered wait-free, but only but using a cute definitional trick in which the sum is considered

As we will see below, some recent NBS work relaxes this guarantee.

<sup>&</sup>lt;sup>2</sup> Again, some recent NBS work relaxes this guarantee.

**Listing 14.1:** NBS Enqueue Algorithm

```
1 static inline bool
 2 ___cds_wfcq_append(struct cds_wfcq_head *head,
                      struct cds_wfcq_tail *tail,
                      struct cds_wfcq_node *new_head,
 5
                      struct cds_wfcq_node *new_tail)
 6 {
     struct cds_wfcq_node *old_tail;
 9
     old_tail = uatomic_xchg(&tail->p, new_tail);
10
     CMM_STORE_SHARED(old_tail->next, new_head);
11
     return old_tail != &head->node;
12 }
13
14 static inline bool
   _cds_wfcq_enqueue(struct cds_wfcq_head *head;
15
                     struct cds_wfcq_tail *tail,
17
                     struct cds_wfcq_node *new_tail)
18 {
19
     return ___cds_wfcq_append(head, tail,
                               new_tail, new_tail);
20
21 )
```

approximate rather than exact.<sup>3</sup> Given sufficiently wide error bounds that are a function of the length of time that the read\_count() function takes to sum the counters, it is not possible to prove that any non-linearizable behavior occurred. This definitely (if a bit artificially) classifies the statistical-counters algorithm as wait-free. This algorithm is probably the most heavily used NBS algorithm in the Linux kernel.

Another common NBS algorithm is the atomic queue where elements are enqueued using an atomic exchange instruction [MS98b], followed by a store into the ->next pointer of the new element's predecessor, as shown in Listing 14.1, which shows the userspace-RCU library implementation [Des09b]. Line 9 updates the tail pointer to reference the new element while returning a reference to its predecessor, which is stored in local variable old\_tail. Line 10 then updates the predecessor's ->next pointer to reference the newly added element, and finally line 11 returns an indication as to whether or not the queue was initially empty.

Although mutual exclusion is required to dequeue a single element (so that dequeue is blocking), it is possible to carry out a non-blocking removal of the entire contents of the queue. What is not possible is to dequeue any given element in a non-blocking manner: The enqueuer might have failed between lines 9 and 10 of the listing, so that the element in question is only partially enqueued. This results in a half-NBS algorithm where enqueues are NBS but dequeues are blocking. This algorithm is nevertheless used in practice, in part because most production software is not required to tolerate arbitrary fail-stop errors.

#### 14.2.2 NBS Discussion

It is possible to create fully non-blocking queues [MS96], however, such queues are much more complex than the half-NBS algorithm outlined above. The lesson here is to carefully consider what your requirements really are. Relaxing irrelevant requirements can often result in great improvements in both simplicity and performance.

Recent research points to another important way to relax requirements. It turns out that systems providing fair scheduling can enjoy most of the benefits of wait-free synchronization even when running algorithms that provide only non-blocking synchronization, both in theory [ACHS13] and in practice [AB13]. Because a great many schedulers used in production do in fact provide fairness, the more-complex algorithms providing wait-free synchronization usually provide no practical advantages over their simpler and often faster non-blocking-synchronization counterparts.

Interestingly enough, fair scheduling is but one beneficial constraint that is often respected in practice. Other sets of constraints can permit blocking algorithms to achieve deterministic real-time response. For example, given fair locks that are granted to requesters in FIFO order at a given priority level, a method of avoiding priority inversion (such as priority inheritance [TS95, WTS96] or priority ceiling), a bounded number of threads, bounded critical sections, bounded load, and avoidance of fail-stop bugs, lock-based applications can provide deterministic response times [Bra11]. This approach of course blurs the distinction between blocking and wait-free synchronization, which is all to the good. Hopefully theoeretical frameworks continue to grow, further increasing their ability to describe how software is actually constructed in practice.

# 14.3 Parallel Real-Time Computing

An important emerging area in computing is that of parallel real-time computing. Section 14.3.1 looks at a number of definitions of "real-time computing", moving beyond the usual sound bites to more meaningful criteria. Section 14.3.2 surveys the sorts of applications that need real-time response. Section 14.3.3 notes that parallel real-time computing is upon us, and discusses when and why parallel real-time computing can be useful. Section 14.3.4 gives a brief overview of how parallel real-time systems may be implemented, with Sections 14.3.5 and 14.3.6

<sup>&</sup>lt;sup>3</sup> Citation needed. I hear of this trick verbally from Mark Moir.

focusing on operating systems and applications, respectively. Finally, Section 14.3.7 outlines how to decide whether or not your application needs real-time facilities.

#### **14.3.1** What is Real-Time Computing?

One traditional way of classifying real-time computing is into the categories of *hard real time* and *soft real time*, where the macho hard real-time applications never ever miss their deadlines, but the wimpy soft real-time applications might well miss their deadlines frequently and often.

#### 14.3.1.1 Soft Real Time

It should be easy to see problems with this definition of soft real time. For one thing, by this definition, *any* piece of software could be said to be a soft real-time application: "My application computes million-point fourier transforms in half a picosecond." "No way!!! The clock cycle on this system is more than *three hundred* picoseconds!" "Ah, but it is a *soft* real-time application!" If the term "soft real time" is to be of any use whatesoever, some limits are clearly required.

We might therefore say that a given soft real-time application must meet its response-time requirements at least some fraction of the time, for example, we might say that it must execute in less than 20 microseconds 99.9 % of the time.

This of course raises the question of what is to be done when the application fails to meet its response-time requirements. The answer varies with the application, but one possibility is that the system being controlled has sufficient stability and inertia to render harmless the occasional late control action. Another possibility is that the application has two ways of computing the result, a fast and deterministic but inaccurate method on the one hand and a very accurate method with unpredictable compute time on the other. One reasonable approach would be to start both methods in parallel, and if the accurate method fails to finish in time, kill it and use the answer from the fast but inaccurate method. One candidate for the fast but inaccurate method is to take no control action during the current time period, and another candidate is to take the same control action as was taken during the preceding time period.

In short, it does not make sense to talk about soft real time without some measure of exactly how soft it is.



Figure 14.1: Real-Time Response Guarantee, Meet Hammer



Figure 14.2: Real-Time Response: Hardware Matters

#### 14.3.1.2 Hard Real Time

In contrast, the definition of hard real time is quite definite. After all, a given system either always meets its deadlines or it doesn't. Unfortunately, a strict application of this definition would mean that there can never be any hard real-time systems. The reason for this is fancifully depicted in Figure 14.1. It is true that you could construct a more robust system, perhaps even with added redundancy. But it is also true that I can always get a bigger hammer.

Then again, perhaps it is unfair to blame the software for what is clearly not just a hardware problem, but a bona fide big-iron hardware problem at that.<sup>4</sup> This suggests that we define hard real-time software as software that will always meet its deadlines, but only in the absence of a hardware failure. Unfortunately, failure is not always an option, as fancifully depicted in Figure 14.2. We simply cannot expect the poor gentleman depicted in that figure to be reassured our saying "Rest assured that if a missed deadline results in your tragic death, it most certainly will not have been due to a software problem!" Hard real-time response is a property of the entire system, not just of the software.

But if we cannot demand perfection, perhaps we can make do with notification, similar to the soft real-time approach noted earlier. Then if the Life-a-Tron in Figure 14.2 is about to miss its deadline, it can alert the hospital staff.

Unfortunately, this approach has the trivial solution fancifully depicted in Figure 14.3. A system that always immediately issues a notification that it won't be able to meet its deadline complies with the letter of the law, but is completely useless. There clearly must also be a requirement that the system meet its deadline some fraction of the time, or perhaps that it be prohibited from missing its deadlines on more than a certain number of consecutive operations.

We clearly cannot take a sound-bite approach to either hard or soft real time. The next section therefore takes a more real-world approach.

#### 14.3.1.3 Real-World Real Time

Although sentences like "Hard real-time systems *always* meet their deadlines!" can be catchy and are no doubt easy to memorize, something else is needed for real-world real-time systems. Although the resulting specifications are harder to memorize, they can simplify construction of a real-time system by imposing constraints on the environment, the workload, and the real-time application itself.

**Environmental Constraints** Constraints on the environment address the objection to open-ended promises of response times implied by "hard real time". These constraints might specify permissible operating temperatures, air quality, levels and types of electromagnetic radiation, and, to Figure 14.1's point, levels of shock and vibration.

Of course, some constraints are easier to meet than others. Any number of people have learned the hard way that commodity computer components often refuse to operate at sub-freezing tempertures, which suggests a set of climate-control requirements.

An old college friend once had to meet the challenge of operating a real-time system in an atmosphere featuring some rather aggressive chlorine compounds, a challenge that he wisely handed off to his colleagues designing the hardware. In effect, my colleague imposed an atmospheric-composition constraint on the environment immediately surrounding the computer, a constraint that the hardware designers met through use of physical seals.

Another old college friend worked on a computercontrolled system that sputtered ingots of titanium using an industrial-strength arc in a vacuum. From time to time, the arc would decide that it was bored with its path through the ingot of titanium and choose a far shorter and more entertaining path to ground. As we all learned in our physics classes, a sudden shift in the flow of electrons creates an electromagnetic wave, with larger shifts in larger flows creating higher-power electromagnetic waves. And in this case, the resulting electromagnetic pulses were sufficient to induce a quarter of a volt potential difference in the leads of a small "rubber ducky" antenna located more than 400 meters away. This means that nearby conductors saw larger voltages, courtesy of the inverse-square law. This includes those conductors making up the computer controlling the sputtering process. In particular, the voltage induced on that computer's reset line was sufficient to actually reset the computer, to the consternation of everyone involved. In this case, the challenge was also met using hardware, including some elaborate shielding and a fiber-optic network with the lowest bitrate I have ever heard of, namely 9600 baud. That said, less spectacular electromagnetic environments can often be handled by software through use of error detection and correction codes. That said, it is important to remember that although error detection and correction codes can reduce failure rates, they normally cannot reduce them all the way down to zero, which can form yet another obstacle to achieving hard real-time response.

There are also situations where a minimum level of energy is required, for example, through the power leads of the system and through the devices through which the system is to communicate with that portion of the outside world that is to be monitored or controlled.

**Quick Quiz 14.1:** But what about battery-powered systems? They don't require energy flowing into the system as a whole. ■

A number of systems are intended to operate in envi-

<sup>&</sup>lt;sup>4</sup> Or, given modern hammers, a big-steel problem.



Figure 14.3: Real-Time Response: Notification Insufficient

ronments with impressive levels of shock and vibration, for example, engine control systems. More strenuous requirements may be found when we move away from continuous vibrations to intermittent shocks. For example, during my undergraduate studies, I encountered an old Athena ballistics computer, which was designed to continue operating normally even if a hand grenade went off nearby.<sup>5</sup> And finally, the "black boxes" used in airliners must continue operating before, during, and after a crash.

Of course, it is possible to make hardware more robust against environmental shocks and insults. Any number of ingenious mechanical shock-absorbing devices can reduce the effects of shock and vibration, multiple layers of shielding can reduce the effects of low-energy electromagnetic radiation, error-correction coding can reduce the effects of high-energy radiation, various potting and sealing techniques can reduce the effect of air quality, and any number of heating and cooling systems can counter the effects of temperature. In extreme cases, triple modular redundancy can reduce the probability that a fault in one part of the system will result in incorrect behavior from the overall system. However, all of these methods have one thing in common: Although they can reduce the probability of failure, they cannot reduce it to zero.

Although these severe environmental conditions are often addressed by using more robust hardware, the work-

load and application constraints in the next two sections are often handled in software.

Workload Constraints Just as with people, it is often possible to prevent a real-time system from meeting its deadlines by overloading it. For example, if the system is being interrupted too frequently, it might not have sufficient CPU bandwidth to handle its real-time application. A hardware solution to this problem might limit the rate at which interrupts were delivered to the system. Possible software solutions include disabling interrupts for some time if they are being received too frequently, resetting the device generating too-frequent interrupts, or even avoiding interrupts altogether in favor of polling.

Overloading can also degrade response times due to queueing effects, so it is not unusual for real-time systems to overprovision CPU bandwidth, so that a running system has (say) 80 % idle time. This approach also applies to storage and networking devices. In some cases, separate storage and networking hardware might be reserved for the sole use of high-priority portions of the real-time application. It is of course not unusual for this hardware to be mostly idle, given that response time is more important than throughput in real-time systems.

**Quick Quiz 14.2:** But given the results from queueing theory, won't low utilization merely improve the average response time rather than improving the worst-case response time? And isn't worst-case response time all that most real-time systems really care about? ■

<sup>&</sup>lt;sup>5</sup> Decades later, the acceptance tests for some types of computer systems involve large detonations, and some types of communications networks must deal with what is delicately termed "ballistic jamming."

Of course, maintaining sufficiently low utilization requires great discipline throughout the design and implementation. There is nothing quite like a little feature creep to destroy deadlines.

**Application Constraints** It is easier to provide bounded response time for some operations than for others. For example, it is quite common to see response-time specifications for interrupts and for wake-up operations, but quite rare for (say) filesystem unmount operations. One reason for this is that it is quite difficult to bound the amount of work that a filesystem-unmount operation might need to do, given that the unmount is required to flush all of that filesystem's in-memory data to mass storage.

This means that real-time applications must be confined to operations for which bounded latencies can reasonably be provided. Other operations must either be pushed out into the non-real-time portions of the application or forgone entirely.

There might also be constraints on the non-real-time portions of the application. For example, is the non-real-time application permitted to use CPUs used by the real-time portion? Are there time periods during which the real-time portion of the application is expected to be unusually busy, and if so, is the non-real-time portion of the application permitted to run at all during those times? Finally, by what amount is the real-time portion of the application permitted to degrade the throughput of the non-real-time portion?

**Real-World Real-Time Specifications** As can be seen from the preceding sections, a real-world real-time specification needs to include constraints on the environment, on the workload, and on the application itself. In addition, for the operations that the real-time portion of the application is permitted to make use of, there must be constraints on the hardware and software implementing those operations.

For each such operation, these constraints might include a maximum response time (and possibly also a minimum response time) and a probability of meeting that response time. A probability of 100 % indicates that the corresponding operation must provide hard real-time service.

In some cases, both the response times and the required probabilities of meeting them might vary depending on the parameters to the operation in question. For example, a network operation over a local LAN would be much more likely to complete in (say) 100 microseconds than would that same network operation over a transcontinental WAN. Furthermore, a network operation over a copper or fiber LAN might have an extremely high probability of completing without time-consuming retransmissions, while that same networking operation over a lossy WiFi network might have a much higher probability of missing tight deadlines. Similarly, a read from a tightly coupled solid-state disk (SSD) could be expected to complete much more quickly than that same read to an old-style USB-connected rotating-rust disk drive.<sup>6</sup>

Some real-time applications pass through different phases of operation. For example, a real-time system controlling a plywood lathe that peels a thin sheet of wood (called "veneer") from a spinning log must: (1) Load the log into the lathe, (2) Position the log on the lathe's chucks so as to expose the largest cylinder contained in the log to the blade, (3) Start spinning the log, (4) Continuously vary the knife's position so as to peel the log into veneer, (5) Remove the remaining core of the log that is too small to peel, and (6) Wait for the next log. Each of these six phases of operation might well have its own set of deadlines and environmental constraints, for example, one would expect phase 4's deadlines to be much more severe than those of phase 6, milliseconds instead of seconds. One might therefore expect that lowpriority work would be performed in phase 6 rather than in phase 4. That said, careful choices of hardware, drivers, and software configuration would be required to support phase 4's more severe requirements.

A key advantage of this phase-by-phase approach is that the latency budgets can be broken down, so that the application's various components can be developed independently, each with its own latency budget. Of course, as with any other kind of budget, there will likely be the occasional conflict as to which component gets which fraction of the overall budget, and as with any other kind of budget, strong leadership and a sense of shared goals can help to resolve these conflicts in a timely fashion. And, again as with other kinds of technical budget, a strong validation effort is required in order to ensure proper focus on latencies and to give early warning of latency problems. A successful validation effort will almost always include a good test suite, which might be unsatisfying to the theorists, but has the virtue of helping to get the job done. As a point of fact, as of early 2015, most real-world real-time

<sup>&</sup>lt;sup>6</sup> Important safety tip: Worst-case response times from USB devices can be extremely long. Real-time systems should therefore take care to place any USB devices well away from critical paths.

system use an acceptance test rather than formal proofs.

That said, the widespread use of test suites to validate real-time systems does have a very real disadvantage, namely that real-time software is validated only on specific hardware in specific hardware and software configurations. Adding additional hardware and configurations requires additional costly and time-consuming testing. Perhaps the field of formal verification will advance sufficiently to change this situation, but as of early 2015, rather large advances are required.

**Quick Quiz 14.3:** Formal verification is already quite capable, benefiting from decades of intensive study. Are additional advances *really* required, or is this just a practitioner's excuse to continue to be lazy and ignore the awesome power of formal verification?

In addition to latency requirements for the real-time portions of the application, there will likely be performance and scalability requirements for the non-real-time portions of the application. These additional requirements reflect the fact that ultimate real-time latencies are often attained by degrading scalability and average performance.

Software-engineering requirements can also be important, especially for large applications that must be developed and maintained by large teams. These requirements often favor increased modularity and fault isolation.

This is a mere outline of the work that would be required to specify deadlines and environmental constraints for a production real-time system. It is hoped that this outline clearly demonstrates the inadequacy of the sound-bite-based approach to real-time computing.

#### 14.3.2 Who Needs Real-Time Computing?

It is possible to argue that all computing is in fact realtime computing. For one moderately extreme example, when you purchase a birthday gift online, you would like the gift to arrive before the recipient's birthday. And in fact even turn-of-the-millenium web services observed sub-second response constraints [Boh01], and requirements have not eased with the passage of time [DHJ+07]. It is nevertheless useful to focus on those real-time applications whose response-time requirements cannot be achieved straightforwardly by non-real-time systems and applications. Of course, as hardware costs decrease and bandwidths and memory sizes increase, the line between real-time and non-real-time will continue to shift, but such progress is by no means a bad thing.

Quick Quiz 14.4: Differentiating real-time from nonreal-time based on what can "be achieved straightforwardly by non-real-time systems and applications" is a travesty! There is absolutely no theoretical basis for such a distinction!!! Can't we do better than that???

Real-time computing is used in industrial-control applications, ranging from manufacturing to avionics; scientific applications, perhaps most spectacularly in the adaptive optics used by large Earth-bound telescopes to de-twinkle starlight; military applications, including the afore-mentioned avionics; and financial-services applications, where the first computer to recognize an opportunity is likely to reap most of the resulting profit. These four areas could be characterized as "in search of production", "in search of life", "in search of death", and "in search of money".

Financial-services applications differ subtlely from applications in the other three categories in that money is non-material, meaning that non-computational latencies are quite small. In contrast, mechanical delays inherent in the other three categories provide a very real point of diminishing returns beyond which further reductions in the application's real-time response provide little or no benefit. This means that financial-services applications, along with other real-time information-processing applications, face an arms race, where the application with the lowest latencies normally wins. Although the resulting latency requirements can still be specified as described in Section 2, the unusual nature of these requirements has led some to refer to financial and information-processing applications as "low latency" rather than "real time".

Regardless of exactly what we choose to call it, there is substantial need for real-time computing [Pet06, Inm07].

# 14.3.3 Who Needs Parallel Real-Time Computing?

It is less clear who really needs parallel real-time computing, but the advent of low-cost multicore systems has brought it to the fore regardless. Unfortunately, the traditional mathematical basis for real-time computing assumes single-CPU systems, with a few exceptions that prove the rule [Bra11]. That said, there are a couple of ways of squaring modern computing hardware to fit the real-time mathematical circle, and a few Linux-kernel hackers have been encouraging academics to make this transition [Gle10].

One approach is to recognize the fact that many realtime systems reflect biological nervous systems, with responses ranging from real-time reflexes to non-real-time strategizing and planning, as depicted in Figure 14.4. The




Figure 14.4: Real-Time Reflexes

hard real-time reflexes, which read from sensors and control actuators, run real-time on a single CPU, while the non-real-time strategy and planning portion of the application runs on the multiple remaining CPUs. Strategy and planning activities might include statistical analysis, periodic calibration, user interface, supply-chain activities, and preparation. For an example of high-compute-load preparation activities, think back to the veneer-peeling application discussed in Section 2. While one CPU is attending to the high-speed real-time computations required to peel one log, the other CPUs might be analyzing the size and shape of the next log in order to determine how to position the next log so as to obtain the greatest possible quantity of high-quality veneer. It turns out that many applications have non-real-time and real-time components [BMP08], so this approach can often be used to allow traditional real-time analysis to be combined with modern multicore hardware.

Another trivial approach is to shut off all but one hardware thread so as to return to the settled mathematics of uniprocessor real-time computing. However, this approach gives up potential cost and energy-efficiency advantages. That said, obtaining these advantages requires overcoming the parallel performance obstacles covered in Chapter 3, and not merely on average, but instead in the worst case.

Implementing parallel real-time systems can therefore be quite a challenge. Ways of meeting this challenge are outlined in the following section.

# 14.3.4 Implementing Parallel Real-Time Systems

We will look at two major styles of real-time systems, event-driven and polling. An event-driven real-time system remains idle much of the time, responding in real time to events passed up through the operating system to the application. Alternatively, the system could be running a background non-real-time workload instead of remaining mostly idle. A polling real-time system features a real-time thread that is CPU bound, running in a tight loop that polls inputs and updates outputs on each pass through




Figure 14.5: Real-Time Response Regimes

the loop. This tight polling loop often executes entirely in user mode, reading from and writing to hardware registers that have been mapped into the user-mode application's address space. Alternatively, some applications place the polling loop into the kernel, for example, via use of loadable kernel modules.

Regardless of the style chosen, the approach used to implement a real-time system will depend on the deadlines, for example, as shown in Figure 14.5. Starting from the top of this figure, if you can live with response times in excess of one second, you might well be able to use scripting languages to implement your real-time application—and scripting languages are in fact used surprisingly often, not that I necessarily recommend this practice. If the required latencies exceed several tens of milliseconds, old 2.4 versions of the Linux kernel can be used, not that I necessarily recommend this practice, either. Special real-time Java implementations can provide real-time response latencies of a few milliseconds, even when the garbage collector is used. The Linux 2.6.x and 3.x kernels can provide real-time latencies of a few hundred microseconds if carefully configured, tuned, and run on real-time friendly hardware. Special real-time Java implementations can provide real-time latencies below 100 microseconds if use of the garbage collector is carefully avoided. (But note that avoiding the garbage collector means also avoiding Java's large standard libraries, thus also avoiding Java's productivity advantages.) A Linux kernel incorporating the -rt patchset can provide latencies below 20 microseconds, and specialty real-time operating systems (RTOSes) running without memory translation can provide sub-ten-microsecond latencies. Achieving sub-microsecond latencies typically requires hand-coded assembly or even special-purpose hardware.




Figure 14.6: Linux Ported to RTOS

Of course, careful configuration and tuning are required all the way down the stack. In particular, if the hardware or firmware fails to provide real-time latencies, there is nothing that the software can do to make up the lost time. And high-performance hardware sometimes sacrifices worst-case behavior to obtain greater throughput. In fact, timings from tight loops run with interrupts disabled can provide the basis for a high-quality random-number generator [MOZ09]. Furthermore, some firmware does cycle-stealing to carry out various housekeeping tasks, in some cases attempting to cover its tracks by reprogramming the victim CPU's hardware clocks. Of course, cycle stealing is expected behavior in virtualized environment, but people are nevertheless working towards real-time response in virtualized environments [Gle12, Kis14]. It is therefore critically important to evaluate your hardware's and firmware's real-time capabilities. There are organizations who carry out such evaluations, including the Open Source Automation Development Lab (OSADL).

But given competent real-time hardware and firmware, the next layer up the stack is the operating system, which is covered in the next section.

# 14.3.5 Implementing Parallel Real-Time Operating Systems

There are a number of strategies that may be used to implement a real-time system. One approach is to port a general-purpose non-real-time OS on top of a special


purpose real-time operating system (RTOS), as shown in Figure 14.6. The green "Linux Process" boxes represent non-real-time processes running on the Linux kernel, while the yellow "RTOS Process" boxes represent real-time processes running on the RTOS.

This was a very popular approach before the Linux kernel gained real-time capabilities, and is still in use today [xen14, Yod04b]. However, this approach requires that the application be split into one portion that runs on the RTOS and another that runs on Linux. Although it is possible to make the two environments look similar, for example, by forwarding POSIX system calls from the RTOS to a utility thread running on Linux, there are invariably rough edges.


In addition, the RTOS must interface to both the hardware and to the Linux kernel, thus requiring significant maintenance with changes in both hardware and kernel. Furthermore, each such RTOS often has its own system-call interface and set of system libraries, which can balkanize both ecosystems and developers. In fact, these problems seem to be what drove the combination of RTOSes with Linux, as this approach allowed access to the full real-time capabilities of the RTOS, while allowing the application's non-real-time code full access to Linux's rich and vibrant open-source ecosystem.

Although pairing RTOSes with the Linux kernel was a clever and useful short-term response during the time that the Linux kernel had minimal real-time capabilities, it also motivated adding real-time capabilities to the Linux kernel. Progress towards this goal is shown in Figure 14.7. The upper row shows a diagram of the Linux kernel with preemption disabled, thus having essentially no real-time capabilities. The middle row shows a set of diagrams showing the increasing real-time capabilities of the mainline Linux kernel with preemption enabled. Finally, the bottom row shows a diagram of the Linux kernel with the -rt patchset applied, maximizing real-time capabilities. Functionality from the -rt patchset is added to mainline, hence the increasing capabilities of the mainline Linux kernel over time. Nevertheless, the most demanding realtime applications continue to use the -rt patchset.

The non-preemptible kernel shown at the top of Figure 14.7 is built with CONFIG\_PREEMPT=n, so that execution within the Linux kernel cannot be preempted. This means that the kernel's real-time response latency is bounded below by the longest code path in the Linux kernel, which is indeed long. However, user-mode execution is preemptible, so that one of the real-time Linux processes shown in the upper right may preempt any of




CONFIG PREEMPT=n




Pre-2008

CONFIG\_PREEMPT=y (With preemptible RCU)



CONFIG\_PREEMPT=y
(With threaded interrupts)



-rt patchset

Figure 14.7: Linux-Kernel Real-Time Implementations




Figure 14.8: CPU Isolation

the non-real-time Linux processes shown in the upper left anytime the non-real-time process is executing in user mode.

The preemptible kernels shown in the middle row of Figure 14.7 are built with CONFIG\_PREEMPT=y, so that most process-level code within the Linux kernel can be preempted. This of course greatly improves real-time response latency, but preemption is still disabled within RCU read-side critical sections, spinlock critical sections, interrupt handlers, interrupt-disabled code regions, and preempt-disabled code regions, as indicated by the red boxes in the left-most diagram in the middle row of the figure. The advent of preemptible RCU allowed RCU readside critical sections to be preempted, as shown in the central diagram, and the advent of threaded interrupt handlers allowed device-interrupt handlers to be preempted, as shown in the right-most diagram. Of course, a great deal of other real-time functionality was added during this time, however, it cannot be as easily represented on this diagram. It will instead be discussed in Section 14.3.5.1.

A final approach is simply to get everything out of the way of the real-time process, clearing all other processing off of any CPUs that this process needs, as shown in Figure 14.8. This was implemented in the 3.10 Linux kernel via the CONFIG\_NO\_HZ\_FULL Kconfig parameter [Wei12]. It is important to note that this approach requires at least one *housekeeping CPU* to do background processing, for example running kernel daemons. However, when there is only one runnable task on a given non-housekeeping CPU, scheduling-clock interrupts are

shut off on that CPU, removing an important source of interference and *OS jitter*.<sup>7</sup> With a few exceptions, the kernel does not force other processing off of the non-housekeeping CPUs, but instead simply provides better performance when only one runnable task is present on a given CPU. If configured properly, a non-trivial undertaking, CONFIG\_NO\_HZ\_FULL offers real-time threads levels of performance nearly rivaling that of bare-metal systems.

There has of course been much debate over which of these approaches is best for real-time systems, and this debate has been going on for quite some time [Cor04a, Cor04c]. As usual, the answer seems to be "It depends," as discussed in the following sections. Section 14.3.5.1 considers event-driven real-time systems, and Section 14.3.5.2 considers real-time systems that use a CPU-bound polling loop.

#### 14.3.5.1 Event-Driven Real-Time Support

The operating-system support required for event-driven real-time applications is quite extensive, however, this section will focus on only a few items, namely timers, threaded interrupts, priority inheritance, preemptible RCU, and preemptible spinlocks.

**Timers** are clearly critically important for real-time operations. After all, if you cannot specify that something be done at a specific time, how are you going to respond by that time? Even in non-real-time systems, large numbers of timers are generated, so they must be handled extremely efficiently. Example uses include retransmit timers for TCP connections (which are almost always cancelled before they have a chance to fire), timed delays (as in sleep(1), which are rarely cancelled), and timeouts for the poll() system call (which are often cancelled before they have a chance to fire). A good data structure for such timers would therefore be a priority queue whose addition and deletion primitives were fast and O(1) in the number of timers posted.

The classic data structure for this purpose is the *calendar queue*, which in the Linux kernel is called the timer wheel. This age-old data structure is also heavily used in discrete-event simulation. The idea is that time is quantized, for example, in the Linux kernel, the duration of the time quantum is the period of the scheduling-clock interrupt. A given time can be represented by an integer, and

<sup>&</sup>lt;sup>7</sup> A once-per-second residual scheduling-clock interrupt remains due to process-accounting concerns. Future work includes addressing these concerns and eliminating this residual interrupt.

<sup>&</sup>lt;sup>8</sup> At least assuming reasonably low packet-loss rates!




Figure 14.9: Timer Wheel

any attempt to post a timer at some non-integral time will be rounded to a convenient nearby integral time quantum.

One straightforward implementation would be to allocate a single array, indexed by the low-order bits of the time. This works in theory, but in practice systems create large numbers of long-duration timeouts (for example, the two-hour keepalive timeouts for TCP sessions) that are almost always cancelled. These long-duration timeouts cause problems for small arrays because much time is wasted skipping timeouts that have not yet expired. On the other hand, an array that is large enough to gracefully accommodate a large number of long-duration timeouts would consume too much memory, especially given that performance and scalability concerns require one such array for each and every CPU.

A common approach for resolving this conflict is to provide multiple arrays in a hierarchy. At the lowest level of this hierarchy, each array element represents one unit of time. At the second level, each array element represents N units of time, where N is the number of elements in each array. At the third level, each array element represents  $N^2$  units of time, and so on up the hierarchy. This approach allows the individual arrays to be indexed by different bits, as illustrated by Figure 14.9 for an unrealistically small eight-bit clock. Here, each array has 16 elements, so the low-order four bits of the time (currently 0xf) index the low-order (rightmost) array, and the next four



Figure 14.10: Timer Wheel at 1 kHz



Figure 14.11: Timer Wheel at 100 kHz

bits (currently 0x1) index the next level up. Thus, we have two arrays each with 16 elements, for a total of 32 elements, which, taken together, is much smaller than the 256-element array that would be required for a single array.

This approach works extremely well for throughputbased systems. Each timer operation is O(1) with small constant, and each timer element is touched at most m + 1times, where m is the number of levels.

Unfortunately, timer wheels do not work well for realtime systems, and for two reasons. The first reason is that there is a harsh tradeoff between timer accuracy and timer overhead, which is fancifully illustrated by Figures 14.10 and 14.11. In Figure 14.10, timer processing happens only once per millisecond, which keeps overhead acceptably low for many (but not all!) workloads, but which also means that timeouts cannot be set for finer than one-millisecond granularities. On the other hand, Figure 14.11 shows timer processing taking place every ten microseconds, which provides acceptably fine timer granularity for most (but not all!) workloads, but which processes timers so frequently that the system might well not have time to do anything else.

The second reason is the need to cascade timers from higher levels to lower levels. Referring back to Figure 14.9, we can see that any timers enqueued on element 1x in the upper (leftmost) array must be cascaded down to the lower (rightmost) array so that may be invoked when their time arrives. Unfortunately, there could be a large number of timeouts waiting to be cascaded, especially for timer wheels with larger numbers of levels. The power of statistics causes this cascading to be a non-problem for throughput-oriented systems, but cascading can result in problematic degradations of latency in real-time systems.

Of course, real-time systems could simply choose a different data structure, for example, some form of heap or tree, giving up O(1) bounds on insertion and deletion operations to gain  $O(\log n)$  limits on data-structure-maintenance operations. This can be a good choice for special-purpose RTOSes, but is inefficient for general-purpose systems such as Linux, which routinely support extremely large numbers of timers.

The solution chosen for the Linux kernel's -rt patchset is to differentiate between timers that schedule later activity and timeouts that schedule error handling for lowprobability errors such as TCP packet losses. One key observation is that error handling is normally not particularly time-critical, so that a timer wheel's millisecondlevel granularity is good and sufficient. Another key observation is that error-handling timeouts are normally cancelled very early, often before they can be cascaded. A final observation is that systems commonly have many more error-handling timeouts than they do timer events, so that an  $O(\log n)$  data structure should provide acceptable performance for timer events.

In short, the Linux kernel's -rt patchset uses timer wheels for error-handling timeouts and a tree for timer events, providing each category the required quality of service.

**Threaded interrupts** are used to address a significant source of degraded real-time latencies, namely long-running interrupt handlers, as shown in Figure 14.12.


These latencies can be especially problematic for devices that can deliver a large number of events with a single interrupt, which means that the interrupt handler will run for an extended period of time processing all of these events. Worse yet are devices that can deliver new events to a still-running interrupt handler, as such an interrupt handler might well run indefinitely, thus indefinitely degrading real-time latencies.

One way of addressing this problem is the use of threaded interrupts shown in Figure 14.13. Interrupt handlers run in the context of a preemptible IRQ thread, which runs at a configurable priority. The device interrupt handler then runs for only a short time, just long enough to make the IRQ thread aware of the new event. As shown in the figure, threaded interrupts can greatly improve real-time latencies, in part because interrupt handlers running in the context of the IRQ thread may be preempted by high-priority real-time threads.

However, there is no such thing as a free lunch, and there are downsides to threaded interrupts. One downside is increased interrupt latency. Instead of immediately running the interrupt handler, the handler's execution is deferred until the IRQ thread gets around to running it. Of course, this is not a problem unless the device generating the interrupt is on the real-time application's critical path.

Another downside is that poorly written high-priority real-time code might starve the interrupt handler, for example, preventing networking code from running, in turn making it very difficult to debug the problem. Developers must therefore take great care when writing high-priority real-time code. This has been dubbed the *Spiderman principle*: With great power comes great responsibility.

**Priority inheritance** is used to handle priority inversion, which can be caused by, among other things, locks acquired by preemptible interrupt handlers [SRL90b]. Suppose that a low-priority thread holds a lock, but is preempted by a group of medium-priority threads, at least one such thread per CPU. If an interrupt occurs, a high-priority IRQ thread will preempt one of the mediumpriority threads, but only until it decides to acquire the lock held by the low-priority thread. Unfortunately, the low-priority thread cannot release the lock until it starts running, which the medium-priority threads prevent it from doing. So the high-priority IRQ thread cannot acquire the lock until after one of the medium-priority threads releases its CPU. In short, the medium-priority threads are indirectly blocking the high-priority IRQ threads, a classic case of priority inversion.



**Figure 14.12:** Non-Threaded Interrupt Handler




Figure 14.13: Threaded Interrupt Handler

Note that this priority inversion could not happen with non-threaded interrupts because the low-priority thread would have to disable interrupts while holding the lock, which would prevent the medium-priority threads from preempting it.

In the priority-inheritance solution, the high-priority thread attempting to acquire the lock donate its priority to the low-priority thread holding the lock until such time as the lock is released, thus preventing long-term priority inversion.

Of course, priority inheritance does have its limitations. For example, if you can design your application to avoid priority inversion entirely, you will likely obtain somewhat better latencies [Yod04b]. This should be no surprise, given that priority inheritance adds a pair of context switches to the worst-case latency. That said, priority inheritance can convert indefinite postponement into a limited increase in latency, and the software-engineering benefits of priority inheritance may outweigh its latency costs in many applications.

Another limitation is that it addresses only lock-based priority inversions within the context of a given operating system. One priority-inversion scenario that it cannot



Figure 14.14: Priority Inversion and User Input

address is a high-priority thread waiting on a network socket for a message that is to be written by a low-priority process that is preempted by a set of CPU-bound medium-priority processes. In addition, a potential disadvantage of applying priority inheritance to user input is fancifully depicted in Figure 14.14.

A final limitation involves reader-writer locking. Suppose that we have a very large number of low-priority threads, perhaps even thousands of them, each of which

read-holds a particular reader-writer lock. Suppose that all of these threads are preempted by a set of medium-priority threads, with at least one medium-priority thread per CPU. Finally, suppose that a high-priority thread awakens and attempts to write-acquire this same reader-writer lock. No matter how vigorously we boost the priority of the threads read-holding this lock, it could well be a good long time before the high-priority thread can complete its write-acquisition.

There are a number of possible solutions to this readerwriter lock priority-inversion conundrum:

- 1. Only allow one read-acquisition of a given reader-writer lock at a time. (This is the approach traditionally taken by the Linux kernel's -rt patchset.)
- 2. Only allow *N* read-acquisitions of a given reader-writer lock at a time, where *N* is the number of CPUs.
- 3. Only allow *N* read-acquisitions of a given reader-writer lock at a time, where *N* is a number specified somehow by the developer. There is a good chance that the Linux kernel's -rt patchset will someday take this approach.
- 4. Prohibit high-priority threads from write-acquiring reader-writer locks that are ever read-acquired by threads running at lower priorities. (This is a variant of the *priority ceiling* protocol [SRL90b].)

Quick Quiz 14.5: But if you only allow one reader at a time to read-acquire a reader-writer lock, isn't that the same as an exclusive lock??? ■

In some cases, reader-writer lock priority inversion can be avoided by converting the reader-writer lock to RCU, as briefly discussed in the next section.

**Preemptible RCU** can sometimes be used as a replacement for reader-writer locking [MW07, MBWW12, McK14d], as was discussed in Section 9.5. Where it can be used, it permits readers and updaters to run concurrently, which prevents low-priority readers from inflicting any sort of priority-inversion scenario on high-priority updaters. However, for this to be useful, it is necessary to be able to preempt long-running RCU read-side critical sections [GMTW08]. Otherwise, long RCU read-side critical sections would result in excessive real-time latencies.

A preemptible RCU implementation was therefore added to the Linux kernel. This implementation avoids

**Listing 14.2:** Preemptible Linux-Kernel RCU

```
1 void __rcu_read_lock(void)
3
     current->rcu_read_lock_nesting++;
     barrier();
 5 }
 7 void __rcu_read_unlock(void)
8 {
9
     struct task_struct *t = current;
10
11
     if (t->rcu_read_lock_nesting != 1) {
12
       --t->rcu_read_lock_nesting;
13
     } else {
       t->rcu_read_lock_nesting = INT_MIN;
15
17
       if (ACCESS_ONCE(t->rcu_read_unlock_special.s))
18
         rcu_read_unlock_special(t);
       t->rcu_read_lock_nesting = 0;
21
```

the need to individually track the state of each and every task in the kernel by keeping lists of tasks that have been preempted within their current RCU read-side critical sections. A grace period is permitted to end: (1) Once all CPUs have completed any RCU read-side critical sections that were in effect before the start of the current grace period and (2) Once all tasks that were preempted while in one of those pre-existing critical sections have removed themselves from their lists. A simplified version of this implementation is shown in Listing 14.2. The \_\_rcu\_read\_lock() function spans lines 1-5 and the \_\_rcu\_read\_unlock() function spans lines 7-22.

Line 3 of \_\_rcu\_read\_lock() increments a per-task count of the number of nested rcu\_read\_lock() calls, and line 4 prevents the compiler from reordering the subsequent code in the RCU read-side critical section to precede the rcu\_read\_lock().

Line 11 of \_\_rcu\_read\_unlock() checks to see if the nesting level count is one, in other words, if this corresponds to the outermost rcu\_read\_unlock() of a nested set. If not, line 12 decrements this count, and control returns to the caller. Otherwise, this is the outermost rcu\_read\_unlock(), which requires the end-of-criticalsection handling carried out by lines 14-20.

Line 14 prevents the compiler from reordering the code in the critical section with the code comprising the rcu\_read\_unlock(). Line 15 sets the nesting count to a large negative number in order to prevent destructive races with RCU read-side critical sections contained within interrupt handlers [McK11a], and line 16 prevents the compiler from reordering this assignment with line 17's check for special handling. If line 17 determines that

special handling is required, line 18 invokes rcu\_read\_unlock\_special() to carry out that special handling.

There are several types of special handling that can be required, but we will focus on that required when the RCU read-side critical section has been preempted. In this case, the task must remove itself from the list that it was added to when it was first preempted within its RCU read-side critical section. However, it is important to note that these lists are protected by locks, which means that rcu\_read\_unlock() is no longer lockless. However, the highest-priority threads will not be preempted, and therefore, for those highest-priority threads, rcu\_read\_unlock() will never attempt to acquire any locks. In addition, if implemented carefully, locking can be used to synchronize real-time software [Bra11].

Whether or not special handling is required, line 19 prevents the compiler from reordering the check on line 17 with the zeroing of the nesting count on line 20.

Quick Quiz 14.6: Suppose that preemption occurs just after the load from t->rcu\_read\_unlock\_special.s on line 17 of Listing 14.2. Mightn't that result in the task failing to invoke rcu\_read\_unlock\_special(), thus failing to remove itself from the list of tasks blocking the current grace period, in turn causing that grace period to extend indefinitely?

This preemptible RCU implementation enables realtime response for read-mostly data structures without the delays inherent to priority boosting of large numbers of readers.

**Preemptible spinlocks** are an important part of the -rt patchset due to the long-duration spinlock-based critical sections in the Linux kernel. This functionality has not yet reached mainline: Although they are a conceptually simple substitution of sleeplocks for spinlocks, they have proven relatively controversial. However, they are quite necessary to the task of achieving real-time latencies down in the tens of microseconds.

There are of course any number of other Linux-kernel components that are critically important to achieving world-class real-time latencies, most recently deadline scheduling, however, those listed in this section give a good feeling for the workings of the Linux kernel augmented by the -rt patchset.

#### 14.3.5.2 Polling-Loop Real-Time Support

At first glance, use of a polling loop might seem to avoid all possible operating-system interference problems. After all, if a given CPU never enters the kernel, the kernel is completely out of the picture. And the traditional approach to keeping the kernel out of the way is simply not to have a kernel, and many real-time applications do indeed run on bare metal, particularly those running on eight-bit microcontrollers.

One might hope to get bare-metal performance on a modern operating-system kernel simply by running a single CPU-bound user-mode thread on a given CPU, avoiding all causes of interference. Although the reality is of course more complex, it is becoming possible to do just that, courtesy of the NO\_HZ\_FULL implementation led by Frederic Weisbecker [Cor13] that has been accepted into version 3.10 of the Linux kernel. Nevertheless, considerable care is required to properly set up such an environment, as it is necessary to control a number of possible sources of OS jitter. The discussion below covers the control of several sources of OS jitter, including device interrupts, kernel threads and daemons, scheduler real-time throttling (this is a feature, not a bug!), timers, non-real-time device drivers, in-kernel global synchronization, scheduling-clock interrupts, page faults, and finally, non-real-time hardware and firmware.

Interrupts are an excellent source of large amounts of OS jitter. Unfortunately, in most cases interrupts are absolutely required in order for the system to communicate with the outside world. One way of resolving this conflict between OS jitter and maintaining contact with the outside world is to reserve a small number of housekeeping CPUs, and to force all interrupts to these CPUs. The Documentation/IRQ-affinity.txt file in the Linux source tree describes how to direct device interrupts to specified CPU, which as of early 2015 involves something like the following:

echo Of > /proc/irq/44/smp\_affinity

This command would confine interrupt #44 to CPUs 0-3. Note that scheduling-clock interrupts require special handling, and are discussed later in this section.

A second source of OS jitter is due to kernel threads and daemons. Individual kernel threads, such as RCU's grace-period kthreads (rcu\_bh, rcu\_preempt, and rcu\_sched), may be forced onto any desired CPUs using the taskset command, the sched\_setaffinity() system call, or cgroups.

<sup>&</sup>lt;sup>9</sup> In addition, development of the -rt patchset has slowed in recent years, perhaps because the real-time functionality that is already in the mainline Linux kernel suffices for a great many use cases [Edg13, Edg14]. However, OSADL (http://osadl.org/) is working to raise funds to move the remaining code from the -rt patchset to mainline.

Per-CPU kthreads are often more challenging, sometimes constraining hardware configuration and workload layout. Preventing OS jitter from these kthreads requires either that certain types of hardware not be attached to real-time systems, that all interrupts and I/O initiation take place on housekeeping CPUs, that special kernel Kconfig or boot parameters be selected in order to direct work away from the worker CPUs, or that worker CPUs never enter the kernel. Specific per-kthread advice may be found in the Linux kernel source Documentation directory at kernel-per-CPU-kthreads.txt.

A third source of OS jitter in the Linux kernel for CPU-bound threads running at real-time priority is the scheduler itself. This is an intentional debugging feature, designed to ensure that important non-realtime work is allotted at least 50 milliseconds out of each second, even if there is an infinite-loop bug in your real-time application. However, when you are running a polling-loop-style real-time application, you will need to disable this debugging feature. This can be done as follows:

echo -1 > /proc/sys/kernel/sched\_rt\_runtime\_us

You will of course need to be running as root to execute this command, and you will also need to carefully consider the Spiderman principle. One way to minimize the risks is to offload interrupts and kernel threads/daemons from all CPUs running CPU-bound real-time threads, as described in the paragraphs above. In addition, you should carefully read the material in the Documentation/scheduler directory. The material in the sched-rt-group.txt file is particularly important, especially if you are using the cgroups real-time features enabled by the CONFIG\_RT\_GROUP\_SCHED Kconfig parameter, in which case you should also read the material in the Documentation/cgroups directory.

A fourth source of OS jitter comes from timers. In most cases, keeping a given CPU out of the kernel will prevent timers from being scheduled on that CPU. One important execption are recurring timers, where a given timer handler posts a later occurrence of that same timer. If such a timer gets started on a given CPU for any reason, that timer will continue to run periodically on that CPU, inflicting OS jitter indefinitely. One crude but effective way to offload recurring timers is to use CPU hotplug to offline all worker CPUs that are to run CPU-bound real-time application threads, online these same CPUs, then start your real-time application.

A fifth source of OS jitter is provided by device drivers that were not intended for real-time use. For an old canonical example, in 2005, the VGA driver would blank

the screen by zeroing the frame buffer with interrupts disabled, which resulted in tens of milliseconds of OS jitter. One way of avoiding device-driver-induced OS jitter is to carefully select devices that have been used heavily in real-time systems, and which have therefore had their real-time bugs fixed. Another way is to confine the devices interrupts and all code using that device to designated housekeeping CPUs. A third way is to test the device's ability to support real-time workloads and fix any real-time bugs. <sup>10</sup>

A sixth source of OS jitter is provided by some inkernel full-system synchronization algorithms, perhaps most notably the global TLB-flush algorithm. This can be avoided by avoiding memory-unmapping operations, and especially avoiding unmapping operations within the kernel. As of early 2015, the way to avoid in-kernel unmapping operations is to avoid unloading kernel modules.

A seventh source of OS jitter is provided by schedulingclock interrrupts and RCU callback invocation. These may be avoided by building your kernel with the NO\_HZ\_ FULL Kconfig parameter enabled, and then booting with the nohz\_full= parameter specifying the list of worker CPUs that are to run real-time threads. For example, nohz\_full=2-7 would designate CPUs 2, 3, 4, 5, 6, and 7 as worker CPUs, thus leaving CPUs 0 and 1 as housekeeping CPUs. The worker CPUs would not incur scheduling-clock interrupts as long as there is no more than one runnable task on each worker CPU, and each worker CPU's RCU callbacks would be invoked on one of the housekeeping CPUs. A CPU that has suppressed scheduling-clock interrupts due to there only being one runnable task on that CPU is said to be in adaptive ticks mode.

As an alternative to the nohz\_full= boot parameter, you can build your kernel with NO\_HZ\_FULL\_ALL, which will designate CPU 0 as a housekeeping CPU and all other CPUs as worker CPUs. Either way, it is important to ensure that you have designated enough housekeeping CPUs to handle the housekeeping load imposed by the rest of the system, which requires careful benchmarking and tuning.

Of course, there is no free lunch, and NO\_HZ\_FULL is no exception. As noted earlier, NO\_HZ\_FULL makes kernel/user transitions more expensive due to the need for delta process accounting and the need to inform kernel subsystems (such as RCU) of the transitions. It also pre-

<sup>&</sup>lt;sup>10</sup> If you take this approach, please submit your fixes upstream so that others can benefit. Keep in mind that when you need to port your application to a later version of the Linux kernel, *you* will be one of those "others".

#### Listing 14.3: Locating Sources of OS Jitter

- 1 cd /sys/kernel/debug/tracing
- 2 echo 1 > max\_graph\_depth
- 3 echo function\_graph > current\_tracer
- 4 # run workload
- 5 cat per\_cpu/cpuN/trace

vents CPUs running processes with POSIX CPU timers enabled from entering adaptive-ticks mode. Additional limitations, tradeoffs, and configuration advice may be found in Documentation/timers/NO\_HZ.txt.

An eighth source of OS jitter is page faults. Because most Linux implementations use an MMU for memory protection, real-time applications running on these systems can be subject to page faults. Use the mlock() and mlockall() system calls to pin your application's pages into memory, thus avoiding major page faults. Of course, the Spiderman principle applies, because locking down too much memory may prevent the system from getting other work done.

A ninth source of OS jitter is unfortunately the hardware and firmware. It is therefore important to use systems that have been designed for real-time use. OSADL runs long-term tests of systems, so referring to their website (http://osadl.org/) can be helpful.

Unfortunately, this list of OS-jitter sources can never be complete, as it will change with each new version of the kernel. This makes it necessary to be able to track down additional sources of OS jitter. Given a CPU N running a CPU-bound usermode thread, the commands shown in Listing 14.3 will produce a list of all the times that this CPU entered the kernel. Of course, the N on line 5 must be replaced with the number of the CPU in question, and the 1 on line 2 may be increased to show additional levels of function call within the kernel. The resulting trace can help track down the source of the OS jitter.

As you can see, obtaining bare-metal performance when running CPU-bound real-time threads on a general-purpose OS such as Linux requires painstaking attention to detail. Automation would of course help, and some automation has been applied, but given the relatively small number of users, automation can be expected to appear relatively slowly. Nevertheless, the ability to gain near-bare-metal performance while running a general-purpose operating system promises to ease construction of some types of real-time systems.

# 14.3.6 Implementing Parallel Real-Time Applications

Developing real-time applications is a wide-ranging topic, and this section can only touch on a few aspects. To this end, Section 14.3.6.1 looks at a few software components commonly used in real-time applications, Section 14.3.6.2 provides a brief overview of how polling-loop-based applications may be implemented, Section 14.3.6.3 gives a similar overview of streaming applications, and Section 14.3.6.4 briefly covers event-based applications.

#### 14.3.6.1 Real-Time Components

As in all areas of engineering, a robust set of components is essential to productivity and reliability. This section is not a full catalog of real-time software components—such a catalog would fill an entire book—but rather a brief overview of the types of components available.

A natural place to look for real-time software components would be algorithms offering wait-free synchronization [Her91], and in fact lockless algorithms are very important to real-time computing. However, wait-free synchronization only guarantees forward progress in finite time, and real-time computing requires algorithms that meet the far more stringent guarantee of forward progress in bounded time. After all, a century is finite, but unhelpful when your deadlines are measured in milliseconds.

Nevertheless, there are some important wait-free algorithms that do provide bounded response time, including atomic test and set, atomic exchange, atomic fetch-and-add, single-producer/single-consumer FIFO queues based on circular arrays, and numerous per-thread partitioned algorithms. In addition, recent research has confirmed the observation that algorithms with lock-free guarantees<sup>11</sup> provide the same latencies in practice assuming a stochastically fair scheduler and freedom from fail-stop bugs [ACHS13]. This means that lock-free stacks and queues are appropriate for real-time use.

**Quick Quiz 14.7:** But isn't correct operation despite fail-stop bugs a valuable fault-tolerance property? ■

In practice, locking is often used in real-time programs, theoretical concerns notwithstanding. However, under

Wait-free algorithms guarantee that all threads make progress in finite time, while lock-free algorithms only guarantee that at least one thread will make progress in finite time.

<sup>12</sup> This paper also introduces the notion of bounded minimal progress, which is a welcome step on the part of theory towards real-time practice.

more severe constraints, lock-based algorithms can also provide bounded latencies [Bra11]. These constraints include:

- Fair scheduler. In the common case of a fixedpriority scheduler, the bounded latencies are provided only to the highest-priority threads.
- 2. Sufficient bandwidth to support the workload. An implementation rule supporting this constraint might be "There will be at least 50 % idle time on all CPUs during normal operation," or, more formally, "The offered load will be sufficiently low to allow the workload to be schedulable at all times."
- 3. No fail-stop bugs.
- 4. FIFO locking primitives with bounded acquisition, handoff, and release latencies. Again, in the common case of a locking primitive that is FIFO within priorities, the bounded latencies are provided only to the highest-priority threads.
- Some way of preventing unbounded priority inversion. The priority-ceiling and priority-inheritance disciplines mentioned earlier in this chapter suffice.
- 6. Bounded nesting of lock acquisitions. We can have an unbounded number of locks, but only as long as a given thread never acquires more than a few of them (ideally only one of them) at a time.
- Bounded number of threads. In combination with the earlier constraints, this constraint means that there will be a bounded number of threads waiting on any given lock.
- 8. Bounded time spent in any given critical section. Given a bounded number of threads waiting on any given lock and a bounded critical-section duration, the wait time will be bounded.

**Quick Quiz 14.8:** I couldn't help but spot the word "includes" before this list. Are there other constraints? ■

This result opens a vast cornucopia of algorithms and data structures for use in real-time software—and validates long-standing real-time practice.

Of course, a careful and simple application design is also extremely important. The best real-time components in the world cannot make up for a poorly thought-out design. For parallel real-time applications, synchronization overheads clearly must be a key component of the design.

#### **14.3.6.2** Polling-Loop Applications

Many real-time applications consist of a single CPU-bound loop that reads sensor data, computes a control law, and writes control output. If the hardware registers providing sensor data and taking control output are mapped into the application's address space, this loop might be completely free of system calls. But beware of the Spiderman principle: With great power comes great responsibility, in this case the responsibility to avoid bricking the hardware by making inappropriate references to the hardware registers.

This arrangement is often run on bare metal, without the benefits of (or the interference from) an operating system. However, increasing hardware capability and increasing levels of automation motivates increasing software functionality, for example, user interfaces, logging, and reporting, all of which can benefit from an operating system.

One way of gaining much of the benefit of running on bare metal while still having access to the full features and functions of a general-purpose operating system is to use the Linux kernel's NO\_HZ\_FULL capability, described in Section 14.3.5.2. This support first became available in version 3.10 of the Linux kernel.

#### 14.3.6.3 Streaming Applications

A popular sort of big-data real-time application takes input from numerous sources, processes it internally, and outputs alerts and summaries. These *streaming applications* are often highly parallel, processing different information sources concurrently.

One approach for implementing streaming applications is to use dense-array circular FIFOs to connect different processing steps [Sut13]. Each such FIFO has only a single thread producing into it and a (presumably different) single thread consuming from it. Fan-in and fan-out points use threads rather than data structures, so if the output of several FIFOs needed to be merged, a separate thread would input from them and output to another FIFO for which this separate thread was the sole producer. Similarly, if the output of a given FIFO needed to be split, a separate thread would input from this FIFO and output to several FIFOs as needed.

This discipline might seem restrictive, but it allows communication among threads with minimal synchronization overhead, and minimal synchronization overhead is important when attempting to meet tight latency constraints. This is especially true when the amount of pro-

#### Listing 14.4: Timed-Wait Test Program

```
1 if (clock_gettime(CLOCK_REALTIME, &timestart) != 0) {
2    perror("clock_gettime 1");
3    exit(-1);
4 }
5 if (nanosleep(&timewait, NULL) != 0) {
6    perror("nanosleep");
7    exit(-1);
8 }
9 if (clock_gettime(CLOCK_REALTIME, &timeend) != 0) {
10    perror("clock_gettime 2");
11    exit(-1);
12 }
```

cessing for each step is small, so that the synchronization overhead is significant compared to the processing overhead.

The individual threads might be CPU-bound, in which case the advice in Section 14.3.6.2 applies. On the other hand, if the individual threads block waiting for data from their input FIFOs, the advice of the next section applies.

#### **14.3.6.4** Event-Driven Applications

We will use fuel injection into a mid-sized industrial engine as a fanciful example for event-driven applications. Under normal operating conditions, this engine requires that the fuel be injected within a one-degree interval surrounding top dead center. If we assume a 1,500-RPM rotation rate, we have 25 rotations per second, or about 9,000 degrees of rotation per second, which translates to 111 microseconds per degree. We therefore need to schedule the fuel injection to within a time interval of about 100 microseconds.

Suppose that a timed wait was to be used to initiate fuel injection, although if you are building an engine, I hope you supply a rotation sensor. We need to test the timedwait functionality, perhaps using the test program shown in Listing 14.4. Unfortunately, if we run this program, we can get unacceptable timer jitter, even in a -rt kernel.

One problem is that POSIX CLOCK\_REALTIME is, oddly enough, not intended for real-time use. Instead, it means "realtime" as opposed to the amount of CPU time consumed by a process or thread. For real-time use, you should instead use CLOCK\_MONOTONIC. However, even with this change, results are still unacceptable.

Another problem is that the thread must be raised to a real-time priority by using the sched\_setscheduler() system call. But even this change is insufficient, because we can still see page faults. We also need to use the mlockall() system call to pin the application's memory, preventing page faults. With all of these changes, results might finally be acceptable.

In other situations, further adjustments might be needed. It might be necessary to affinity time-critical threads onto their own CPUs, and it might also be necessary to affinity interrupts away from those CPUs. It might be necessary to carefully select hardware and drivers, and it will very likely be necessary to carefully select kernel configuration

As can be seen from this example, real-time computing can be quite unforgiving.

#### 14.3.6.5 The Role of RCU

Suppose that you are writing a parallel real-time application that needs to access data that is subject to gradual change, perhaps due to changes in temperature, humidity, and barometric pressure. The real-time response constraints on this program are so severe that it is not permissible to spin or block, thus ruling out locking, nor is it permissible to use a retry loop, thus ruling out sequence locks and hazard pointers. Fortunately, the temperature and pressure are normally controlled, so that a default hard-coded set of data is usually sufficient.

However, the temperature, humidity, and pressure occasionally deviate too far from the defaults, and in such situations it is necessary to provide data that replaces the defaults. Because the temperature, humidity, and pressure change gradually, providing the updated values is not a matter of urgency, though it must happen within a few minutes. The program is to use a global pointer imaginatively named cur\_cal that normally references default\_cal, which is a statically allocated and initialized structure that contains the default calibration values in fields imaginatively named a, b, and c. Otherwise, cur\_cal points to a dynamically allocated structure providing the current calibration values.

Listing 14.5 shows how RCU can be used to solve this problem. Lookups are deterministic, as shown in calc\_control() on lines 9-15, consistent with real-time requirements. Updates are more complex, as shown by update\_cal() on lines 17-35.

**Quick Quiz 14.9:** Given that real-time systems are often used for safety-critical applications, and given that runtime memory allocation is forbidden in many safety-critical situations, what is with the call to malloc()???

**Quick Quiz 14.10:** Don't you need some kind of synchronization to protect update\_cal()? ■

This example shows how RCU can provide deterministic read-side data-structure access to real-time programs.

#### Listing 14.5: Real-Time Calibration Using RCU

```
1 struct calibration {
   short a;
3
    short b:
    short c;
5 };
 6 struct calibration default_cal = { 62, 33, 88 };
 7 struct calibration cur_cal = &default_cal;
9 short calc_control(short t, short h, short press)
10 {
11
    struct calibration *p;
12
    p = rcu_dereference(cur_cal);
    return do_control(t, h, press, p->a, p->b, p->c);
15 }
17 bool update_cal(short a, short b, short c)
18 {
    struct calibration *p;
    struct calibration *old_p;
21
    old_p = rcu_dereference(cur_cal);
23
    p = malloc(sizeof(*p);
24
     if (!p)
25
      return false;
    p->a = a;
26
27
    p->b = b;
    p->c = c;
28
29
     rcu_assign_pointer(cur_cal, p);
30
    if (old_p == &default_cal)
      return true;
31
32
     synchronize rcu():
33
     free(p);
34
     return true:
```

# 14.3.7 Real Time vs. Real Fast: How to Choose?

The choice between real-time and real-fast computing can be a difficult one. Because real-time systems often inflict a throughput penalty on non-real-time computing, using real-time when it is not required can cause problems, as fancifully depicted by Figure 14.15. On the other hand, failing to use real-time when it *is* required can also cause problems, as fancifully depicted by Figure 14.16. It is almost enough to make you feel sorry for the boss!

One rule of thumb uses the following four questions to help you choose:

- 1. Is average long-term throughput the only goal?
- 2. Is it permissible for heavy loads to degrade response times?
- 3. Is there high memory pressure, ruling out use of the mlockall() system call?
- 4. Does the basic work item of your application take more than 100 milliseconds to complete?



Figure 14.15: The Dark Side of Real-Time Computing



Figure 14.16: The Dark Side of Real-Fast Computing

If the answer to any of these questions is "yes", you should choose real-fast over real-time, otherwise, real-time might be for you.

Choose wisely, and if you do choose real-time, make sure that your hardware, firmware, and operating system are up to the job!

The art of progress is to preserve order amid change and to preserve change amid order.

### **Chapter 15**

Alfred North Whitehead

# **Advanced Synchronization: Memory Ordering**

Causality and sequencing are deeply intuitive, and hackers often tend to have a much stronger grasp of these concepts than does the general population. These intuitions can be extremely powerful tools when writing, analyzing, and debugging both sequential code and parallel code that makes use of standard mutual-exclusion mechanisms, especially locking. Unfortunately, these intuitions break down completely in face of code that fails to use standard mechanisms, one important example of course being the code that implements these standard mechanisms, and another being performance-critical code that uses weaker synchronization. In fact, some argue that weakness is a virtue [Alg13]. This chapter will help you gain an understanding of memory ordering sufficient to implement synchronization primitives and performance-critical code.

Section 15.1 will demonstrate that real computer systems can reorder memory references, give some reasons why they do so, and provide some information on how to prevent undesired reordering. Sections 15.2 and 15.3 will provide a more complete list of things that hardware and compilers, respectively can do to unwary parallel programmers. Section 15.4 follows up with more detail on a few representative hardware platforms. Finally, Section 15.5 provides some useful rules of thumb.

### 15.1 Ordering: Why and How?

One motivation for memory ordering can be seen in the trivial-seeming litmus test in Listing 15.1 (C-SB+o-o+o-o.litmus), which at first glance might appear to guarantee that the exists clause never triggers. After all,

Listing 15.1: Memory Misordering: Store-Buffering Litmus

```
Test
            1 C C-SB+o-o+o-o
            2 {
            3 }
            5
               P0(int *x0, int *x1)
            6
                 int r2;
            8
                 WRITE ONCE(*x0, 2):
           10
                r2 = READ_ONCE(*x1);
           11
           12
           13
           14
              P1(int *x0, int *x1)
           15
           16
                 int r2:
           17
                 WRITE ONCE(*x1, 2):
           18
           19
                 r2 = READ_ONCE(*x0);
           20
           21
               exists (1:r2=0 /\ 0:r2=0)
```

if 0:r2=0 as shown in the exists clause,<sup>2</sup> we might hope that Thread P0()'s load from x1 into r2 must have happened before Thread P1()'s store to x1, which might raise further hopes that Thread P1()'s load from x0 into r2 must happen after Thread P0()'s store to x0, so that 1:r2=2, thus not triggering the exists clause. The example is symmetric, so similar reasoning might lead us to hope that 1:r2=0 guarantees that 0:r2=2. Unfortunately, the lack of memory barriers dashes these hopes. The CPU is within its rights to reorder the statements within both Thread P0() and Thread P1(), even on relatively strongly ordered systems such as x86.

Quick Quiz 15.1: The compiler can also reorder

<sup>&</sup>lt;sup>1</sup> Purists would instead insist that the exists clause is never *satisfied*, but we use "trigger" here by analogy with assertions.

<sup>&</sup>lt;sup>2</sup> That is, Thread PO()'s instance of local variable r2 equals zero. See Section 12.2.1 for documentation of litmus-test nomenclature.

Thread P0()'s and Thread P1()'s memory accesses in Listing 15.1, right? ■

This willingness to reorder can be confirmed using tools such as litmus7 [AMT14], which found that the counter-intuitive ordering happened 314 times out of 100,000,000 trials on my x86 laptop. Oddly enough, the perfectly legal outcome where both loads return the value 2 occurred less frequently, in this case, only 167 times.<sup>3</sup> The lesson here is clear: Increased counterintuitivity does not necessarily imply decreased probability!

The following sections show exactly where this intuition breaks down, and then puts forward a mental model of memory ordering that can help you avoid these pitfalls.

Section 15.1.1 gives a brief overview of why hardware misorders memory accesses, and then Section 15.1.2 gives an equally brief overview of how you can thwart evil hardware misordering schemes. Finally, Section 15.1.3 lists some basic rules of thumb, which will be further refined in later sections.

#### 15.1.1 Why Hardware Misordering?

But why does memory misordering happen in the first place? Can't CPUs keep track of ordering on their own? Isn't that why we have computers in the first place, to keep track of things?

Many people do indeed expect their computers to keep track of things, but many also insist that they keep track of things quickly. However, as seen in Chapter 3, main memory cannot keep up with modern CPUs, which can execute hundreds of instructions in the time required to fetch a single variable from memory. CPUs therefore sport increasingly large caches, as seen back in Figure 3.9, which means that although the first load by a given CPU from a given variable will result in an expensive *cache miss* as was discussed in Section 3.1.5, subsequent repeated loads from that variable by that CPU might execute very quickly because the initial cache miss will have loaded that variable into that CPU's cache.

However, it is also necessary to accommodate frequent concurrent stores from multiple CPUs to a set of shared variables. In cache-coherent systems, if the caches hold multiple copies of a given variable, all the copies of that variable must have the same value. This works extremely well for concurrent loads, but not so well for concurrent stores: Each store must do something about all copies of the old value (another cache miss!), which, given the




Figure 15.1: System Architecture With Store Buffers




Figure 15.2: CPUs Can Do Things Out of Order

finite speed of light and the atomic nature of matter, will be slower than impatient software hackers would like.

CPUs therefore come equipped with store buffers, as shown in Figure 15.1. When a given CPU stores to a variable not present in that CPU's cache, then the new value is instead placed in that CPU's store buffer. The CPU can then proceed immediately, without having to wait for the store to do something about all the old values of that variable residing in other CPUs' caches.

Although store buffers can greatly increase performance, they can cause instructions and memory references to execute out of order, which can in turn cause serious confusion, as illustrated in Figure 15.2. In particular, these store buffers cause the memory misordering shown in the store-buffering litmus test in Listing 15.1.

Table 15.1 shows how this memory misordering can happen. Row 1 shows the initial state, where CPU 0 has x1 in its cache and CPU 1 has x0 in its cache, both

<sup>&</sup>lt;sup>3</sup> Please note that results are sensitive to the exact hardware configuration, how heavily the system is loaded, and much else besides.

	(	CPU 0		CPU 1					
	Instruction	Store Buffer	Cache	Instruction	Store Buffer	Cache			
1	(Initial state)		x1==0	(Initial state)		x0==0			
2	x0 = 2;	x0==2	x1==0	x1 = 2;	x1==2	x0==0			
3	r2 = x1; (0)	x0==2	x1==0	r2 = x0; (0)	x1==2	x0==0			
4	(Read-invalidate)	x0==2	x0==0	(Read-invalidate)	x1==2	x1==0			
5	(Finish store)		x0==2	(Finish store)		x1==2			

**Table 15.1:** Memory Misordering: Store-Buffering Sequence of Events

variables having a value of zero. Row 2 shows the state change due to each CPU's store (lines 9 and 18 of Listing 15.1). Because neither CPU has the stored-to variable in its cache, both CPUs record their stores in their respective store buffers.

Quick Quiz 15.2: But wait!!! On row 2 of Table 15.1 both x0 and x1 each have two values at the same time, namely zero and two. How can that possibly work???

Row 3 shows the two loads (lines 10 and 19 of Listing 15.1). Because the variable being loaded by each CPU is in that CPU's cache, each load immediately returns the cached value, which in both cases is zero.

But the CPUs are not done yet: Sooner or later, they must empty their store buffers. Because caches move data around in relatively large blocks called *cachelines*, and because each cacheline can hold several variables, each CPU must get the cacheline into its own cache so that it can update the portion of that cacheline corresponding to the variable in its store buffer, but without disturbing any other part of the cacheline. Each CPU must also ensure that the cacheline is not present in any other CPU's cache, for which a read-invalidate operation is used. As shown on row 4, after both read-invalidate operations complete, the two CPUs have traded cachelines, so that CPU 0's cache now contains x0 and CPU 1's cache now contains x1. Once these two variables are in their new homes, each CPU can flush its store buffer into the corresponding cache line, leaving each variable with its final value as shown on row 5.

**Quick Quiz 15.3:** But don't the values also need to be flushed from the cache to main memory? ■

In summary, store buffers are needed to allow CPUs to handle store instructions efficiently, but they can result in counter-intuitive memory misordering.

But what do you do if your algorithm really needs its memory references to be ordered? For example, suppose that you are communicating with a driver using a pair of flags, one that says whether or not the driver is running and the other that says whether there is a request pending for that driver. The requester needs to set the request-pending flag, then check the driver-running flag, and if false, wake the driver. Once the driver has serviced all the pending requests that it knows about, it needs to clear its driver-running flag, then check the request-pending flag to see if it needs to restart. This very reasonable approach cannot work unless there is some way to make sure that the hardware processes the stores and loads in order. This is the subject of the next section.

#### 15.1.2 How to Force Ordering?

It turns out that there are compiler directives and standard synchronization primitives (such as locking and RCU) that are responsible for maintaining the illusion of ordering through use of *memory barriers* (for example, smp\_mb() in the Linux kernel). These memory barriers can be explicit instructions, as they are on ARM, POWER, Itanium, and Alpha, or they can be implied by other instructions, as they often are on x86. Since these standard synchronization primitives preserve the illusion of ordering, your path of least resistance is to simply use these primitives, thus allowing you to stop reading this section.

However, if you need to implement the synchronization primitives themselves, or if you are simply interested in understanding how memory ordering works, read on! The first stop on the journey is Listing 15.2 (C-SB+o-mb-o+o-mb-o.litmus), which places an smp\_mb() Linux-kernel full memory barrier between the store and load in both P0() and P1(), but is otherwise identical to Listing 15.1. These barriers prevent the counter-intuitive outcome from happening on 100,000,000 trials on my x86 laptop. Interestingly enough, the added overhead due to these barriers causes the legal outcome where both loads return the value two to happen more than 800,000 times, as opposed to only 167 times for the barrier-free code in Listing 15.1.

	(	CPU 0		CPU 1					
	Instruction	Store Buffer	Cache	Instruction	Store Buffer	Cache			
1	(Initial state)		x1==0	(Initial state)		x0==0			
2	x0 = 2;	x0==2	x1==0	x1 = 2;	x1==2	x0==0			
3	<pre>smp_mb();</pre>	x0==2	x1==0	<pre>smp_mb();</pre>	x1==2	x0==0			
4	(Read-invalidate)	x0==2	x0==0	(Read-invalidate)	x1==2	x1==0			
5	(Finish store)		x0==2	(Finish store)		x1==2			
6	r2 = x1; (2)		x1==2	r2 = x0; (2)		x0==2			

**Table 15.2:** Memory Ordering: Store-Buffering Sequence of Events

```
Listing 15.2: Memory Ordering: Store-Buffering Litmus Test
                   C C-SB+o-mb-o+o-mb-o
                    {
                 3
                    PO(int *x0, int *x1)
                 6
                      int r2;
                 8
                      WRITE ONCE(*x0, 2);
                      smp mb():
                11
                      r2 = READ_ONCE(*x1);
                12
                13
                14
                    P1(int *x0. int *x1)
                15
                16
                17
                      int r2:
                18
                      WRITE_ONCE(*x1, 2);
                19
                20
                      smp_mb();
                      r2 = READ_ONCE(*x0);
                21
                22
```

23

24

These barriers have a profound effect on ordering, as can be seen in Table 15.2. Although the first two rows are the same as in Table 15.1 and although the smp\_mb() instructions on row 3 do not change state in and of themselves, they do cause the stores to complete (rows 4 and 5) before the loads (row 6), which rules out the counterintuitive outcome shown in Table 15.1. Note that variables x0 and x1 each still have more than one value on row 2, however, as promised earlier, the smp\_mb() instances straighten things out in the end.

exists  $(1:r2=0 /\ 0:r2=0)$ 

Although full barriers such as smp\_mb() have extremely strong ordering guarantees, their strength comes at a high price. A great many situations can be handled with much weaker ordering guarantees that use much cheaper memory-ordering instructions, or, in some case, no memory-ordering instructions at all. Table 15.3 provides a cheatsheet of the Linux kernel's ordering primitives and their guarantees. Each row corresponds to a

primitive or category of primitives that might or might not provide ordering, with the columns labeled "Prior Ordered Operation" and "Subsequent Ordered Operation" being the operations that might (or might not) be ordered against. Cells containing "Y" indicate that ordering is supplied unconditionally, while other characters indicate that ordering is supplied only partially or conditionally. Blank cells indicate that no ordering is supplied.

The \*\_acquire row covers smp\_load\_acquire(), cmpxchg\_acquire(), xchg\_acquire(), and so on; the \*\_release row covers smp\_store\_release(), cmpxchg\_release(), xchg\_release(), and so on; and the "Successful full-strength non-void RMW" row covers atomic\_add\_return(), atomic\_add\_unless(), atomic\_dec\_and\_test(), cmpxchg(), xchg(), and so on. The "Successful" qualifiers apply to primitives such as atomic\_add\_unless(), cmpxchg\_acquire(), and cmpxchg\_release(), which have no effect on either memory or on ordering when they indicate failure, as indicated by the earlier "Unsuccessful RMW operation" row.

Column "C" indicates cumulativity and propagation, as explained in Sections 15.2.7.1 and 15.2.7.2. In the meantime, this column can usually be ignored when there are at most two threads involved.

**Quick Quiz 15.4:** The rows in Table 15.3 seem quite random and confused. Whatever is the conceptual basis of this table??? ■

Quick Quiz 15.5: Why is Table 15.3 missing smp\_mb\_\_after\_unlock\_lock() and smp\_mb\_\_after\_spinlock()? ■

It is important to note that this table is just a cheat sheet, and is therefore in no way a replacement for a good understanding of memory ordering. To begin building such an understanding, the next section will present some basic rules of thumb.

		Prior Ordered Operation			Subsequent Ordered Operation							
Operation Providing Ordering	C	Self	R	W	RMW	Self	R	W	DR	DW	RMW	SV
Store, for example, WRITE_ONCE()		Y										Y
Load, for example, READ_ONCE()		Y								Y		Y
Unsuccessful RMW operation		Y								Y		Y
<pre>smp_read_barrier_depends()</pre>			Y						Y	Y		
*_dereference()		Y							Y	Y		Y
Successful *_acquire()		R					Y	Y	Y	Y	Y	Y
Successful *_release()	C		Y	Y	Y	W						Y
smp_rmb()			Y		R		Y		Y		R	
smp_wmb()				Y	W			Y		Y	W	
<pre>smp_mb() and synchronize_rcu()</pre>	CP		Y	Y	Y		Y	Y	Y	Y	Y	
Successful full-strength non-void RMW	CP	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y	Y
<pre>smp_mbbefore_atomic()</pre>	CP		Y	Y	Y		a	a	a	a	Y	
<pre>smp_mbafter_atomic()</pre>	CP		a	a	Y		Y	Y	Y	Y		

Table 15.3: Linux-Kernel Memory-Ordering Cheat Sheet

Key: C: Ordering is cumulative

P: Ordering propagates

R: Read, for example, READ\_ONCE(), or read portion of RMW

W: Write, for example, WRITE\_ONCE(), or write portion of RMW

Y: Provides the specified ordering

a: Provides specified ordering given intervening RMW atomic operation

DR: Dependent read (address dependency, Section 15.2.3)

DW: Dependent write (address, data, or control dependency, Sections 15.2.3–15.2.5)

RMW: Atomic read-modify-write operation

SV: Same-variable access

#### 15.1.3 Basic Rules of Thumb

This section presents some basic rules of thumb that are "good and sufficient" for a great many situations. In fact, you could write a great deal of concurrent code having excellent performance and scalability without needing anything more than these rules of thumb.

**Quick Quiz 15.6:** But how can I know that a given project can be designed and coded within the confines of these rules of thumb? ■


A given thread sees its own accesses in order. This rule assumes that loads and stores from/to shared variables use READ\_ONCE() and WRITE\_ONCE(), respectively. Otherwise, the compiler can profoundly scramble<sup>4</sup> your code, and sometimes the CPU can do a bit of scrambling as well (as is discussed in Section 15.4.4).

**Ordering has conditional if-then semantics.** Figure 15.3 illustrates this for memory barriers. Assuming that both memory barriers are strong enough (and when in doubt, you can always use smp\_mb()), if CPU 1's access Y1 happens after CPU 0's access Y0, then CPU 1's access X1 is guaranteed to happen after CPU 0's access X1.

**Quick Quiz 15.7:** How can you tell which memory barriers are strong enough for a given use case? ■

Listing 15.2 is a case in point. The smp\_mb() on line 10 and 20 serve as the barriers, the store to x0 on line 9 as X0, the load from x1 on line 11 as Y0, the store to x1 on line 19 as Y1, and the load from x0 as X1. Applying the if-then rule step by step, we know that the store to x1 on line 19 happens after the load from x1 on line 11 if P0()'s local variable r2 is set to the value zero. The if-then rule would then state that the load from x0 on line 21 happens after the store to x0 on line 9. In other words, P1()'s local variable r2 is guaranteed to end up with the value two *only if* P0()'s local variable r2 ends up with the value zero. This underscores the point that memory

<sup>&</sup>lt;sup>4</sup> Compiler writers often prefer the word "optimize".



**Figure 15.3:** Memory Barriers Provide Conditional If-Then Ordering

ordering guarantees are conditional, not absolute.

Although Figure 15.3 specifically mentions memory barriers, the same rule applies to the rest of the Linux kernel's ordering operations.

**Ordering operations must be paired.** If you carefully order the operations in one thread, but then fail to do so in another thread, then there is no ordering. Both threads must provide ordering for the if-then rule to apply.<sup>5</sup>

#### Ordering operations almost never speed things up.

If you find yourself tempted to add a memory barrier in an attempt to force a prior store to be flushed to memory faster, resist! Adding ordering usually slows things down. Of course, there are situations where adding instructions speeds things up, but careful benchmarking is required in such cases. And even then, it is quite possible that although you sped things up a little bit on *your* system, you might well have slowed things down significantly on your users' systems. Or on your future system.

**Ordering operations are not magic.** When your program is failing due to some race condition, it is often tempting to toss in a few memory-ordering operations in

an attempt to barrier your bugs out of existence. A far better reaction is to use higher-level primitives in a carefully designed manner. With concurrent programming, it is almost always easier to design your bugs out of existence than to hack them out of existence!

These are only rough rules of thumb. Although these rules of thumb cover the vast majority of situations seen in actual practice, as with any set of rules of thumb, they do have their limits. The next section will demonstrate some of these limits by introducing trick-and-trap litmus tests that are intended to insult your intuition while increasing your understanding. These litmus tests will also illuminate many of the concepts represented by the Linux-kernel memory-ordering cheat sheet shown in Table 15.3. Section 15.5 will circle back to this cheat sheet in light of learnings from all the intervening tricks and traps.

#### 15.2 Tricks and Traps

Now that you know that hardware can reorder memory accesses and that you can prevent it from doing so, the next step is to get you to admit that your intuition has a problem. This painful task is taken up by Section 15.2.1, which presents some code demonstrating that scalar variables can take on multiple values simultaneously, and by Sections 15.2.2 through 15.2.7, which show a series of intuitively correct code fragments that fail miserably on real hardware. Once your intuition has made it through the grieving process, later sections will summarize the basic rules that memory ordering follows.

But first, let's take a quick look at just how many values a single variable might have at a single point in time.

#### 15.2.1 Variables With Multiple Values

It is natural to think of a variable as taking on a well-defined sequence of values in a well-defined, global order. Unfortunately, the next stop on the journey says "goodbye" to this comforting fiction. Hopefully, you already started to say "goodbye" in response to row 2 of Tables 15.1 and 15.2, and if so, the purpose of this section is to drive this point home.

To this end, consider the program fragment shown in Listing 15.3. This code fragment is executed in parallel by several CPUs. Line 1 sets a shared variable to the current CPU's ID, line 2 initializes several variables from a gettb() function that delivers the value of a fine-grained hardware "timebase" counter that is synchronized among

<sup>&</sup>lt;sup>5</sup> In Section 15.2.7.2, pairing will be generalized to cycles.


```
Listing 15.3: Software Logic Analyzer

1    state.variable = mycpu;
2    lasttb = oldtb = firsttb = gettb();
3    while (state.variable == mycpu) {
4        lasttb = oldtb;
5        oldtb = gettb();
6        if (lasttb - firsttb > 1000)
7        break;
8 }
```

all CPUs (not available from all CPU architectures, unfortunately!), and the loop from lines 3-8 records the length of time that the variable retains the value that this CPU assigned to it. Of course, one of the CPUs will "win", and would thus never exit the loop if not for the check on lines 6-7.

**Quick Quiz 15.8:** What assumption is the code fragment in Listing 15.3 making that might not be valid on real hardware? ■

Upon exit from the loop, firsttb will hold a time-stamp taken shortly after the assignment and lasttb will hold a timestamp taken before the last sampling of the shared variable that still retained the assigned value, or a value equal to firsttb if the shared variable had changed before entry into the loop. This allows us to plot each CPU's view of the value of state.variable over a 532-nanosecond time period, as shown in Figure 15.4. This data was collected in 2006 on 1.5 GHz POWER5 system with 8 cores, each containing a pair of hardware threads. CPUs 1, 2, 3, and 4 recorded the values, while CPU 0 controlled the test. The timebase counter period was about 5.32 ns, sufficiently fine-grained to allow observations of intermediate cache states.



**Figure 15.4:** A Variable With Multiple Simultaneous Values

Each horizontal bar represents the observations of a given CPU over time, with the gray regions to the left indicating the time before the corresponding CPU's first measurement. During the first 5 ns, only CPU 3 has an opinion about the value of the variable. During the next 10 ns, CPUs 2 and 3 disagree on the value of the variable, but thereafter agree that the value is "2", which is in fact the final agreed-upon value. However, CPU 1 believes

that the value is "1" for almost 300 ns, and CPU 4 believes that the value is "4" for almost 500 ns.

**Quick Quiz 15.9:** How could CPUs possibly have different views of the value of a single variable *at the same time?* ■

**Quick Quiz 15.10:** Why do CPUs 2 and 3 come to agreement so quickly, when it takes so long for CPUs 1 and 4 to come to the party? ■

And if you think that the situation with four CPUs was intriguing, consider Figure 15.5, which shows the same situation, but with 15 CPUs each assigning their number to a single shared variable at time t = 0. Both diagrams in the figure are drawn in the same way as Figure 15.4. The only difference is that the unit of horizontal axis is timebase ticks, with each tick lasting about 5.3 nanoseconds. The entire sequence therefore lasts a bit longer than the events recorded in Figure 15.4, consistent with the increase in number of CPUs. The upper diagram shows the overall picture, while the lower one shows the zoom-up of first 50 timebase ticks.

Again, CPU 0 coordinates the test, so does not record any values.

All CPUs eventually agree on the final value of 9, but not before the values 15 and 12 take early leads. Note that there are fourteen different opinions on the variable's value at time 21 indicated by the vertical line in the lower diagram. Note also that all CPUs see sequences whose orderings are consistent with the directed graph shown in Figure 15.6. Nevertheless, both figures underscore the importance of proper use of memory-ordering operations, such as memory barriers, for code that cares about memory ordering.

How many values can a single variable take on at a single point in time? As many as one per store buffer in the system! We have therefore entered a regime where we must bid a fond farewell to comfortable intuitions about values of variables and the passage of time. This is the regime where memory-ordering operations are needed.

All that aside, it is important to remember the lessons from Chapters 3 and 6. Having all CPUs store concurrently to the same variable is absolutely no way to design a parallel program, at least not if performance and scalability are at all important to you.

Unfortunately, memory ordering has many other ways of insulting your intuition, and not all of these ways conflict with performance and scalability. The next section overviews reordering of unrelated memory reference.





Figure 15.5: A Variable With More Simultaneous Values



**Figure 15.6:** Possible Global Orders With More Simultaneous Values

#### 15.2.2 Memory-Reference Reordering

Section 15.1.1 showed that even relatively strongly ordered systems like x86 can reorder prior stores with later loads, at least when the store and load are to different variables. This section builds on that result, looking at the other combinations of loads and stores.

#### 15.2.2.1 Load Followed By Load

Listing 15.4 (C-MP+o-wmb-o+o-o.litmus) shows the classic *message-passing* litmus test, where x0 is the message and x1 is a flag indicating whether or not a message is available. In this test, the smp\_wmb() forces P0() stores to be ordered, but no ordering is specified for the loads. Relatively strongly ordered architectures, such as x86, do enforce ordering. However, weakly ordered architectures often do not [AMP+11]. Therefore, the exists clause on line 25 of the listing *can* trigger.

One rationale for reordering loads from different locations is that doing so allows execution to proceed when an earlier load misses the cache, but the values for later loads are already present.

**Quick Quiz 15.11:** But why make load-load reordering visible to the user? Why not just use speculative execution to allow execution to proceed in the common case where there are no intervening stores, in which case

**Listing 15.4:** Message-Passing Litmus Test (No Ordering)

```
1 C C-MP+o-wmb-o+o-o
2
3
4
   }
5
6
7
   PO(int* x0, int* x1) {
     WRITE_ONCE(*x0, 2);
10
     smp_wmb();
11
     WRITE_ONCE(*x1, 2);
12
13
14
15
   P1(int* x0, int* x1) {
17
     int r2:
18
     int r3;
19
20
     r2 = READ_ONCE(*x1);
21
     r3 = READ_ONCE(*x0);
22
23
   exists (1:r2=2 /\ 1:r3=0)
```

the reordering cannot be visible anyway?

Thus, portable code relying on ordered loads must add explicit ordering, for example, the smp\_rmb() shown on line 20 of Listing 15.5 (C-MP+o-wmb-o+o-rmb-o.litmus), which prevents the exists clause from triggering.

#### 15.2.2.2 Load Followed By Store

Listing 15.6 (C-LB+o-o+o-o.litmus) shows the classic *load-buffering* litmus test. Although relatively strongly ordered systems such as x86 or the IBM Mainframe do not reorder prior loads with subsequent stores, more weakly ordered architectures really do allow such reordering [AMP+11]. Therefore, the exists clause on line 22 really can trigger.

Although it is rare for actual hardware to exhibit this reordering [Mar17], one situation where it might be desirable to do so is when a load misses the cache, the store buffer is nearly full, and the cacheline for a subsequent store is ready at hand. Therefore, portable code must enforce any required ordering, for example, as shown in Listing 15.7 (C-LB+o-r+a-o.litmus). The smp\_store\_release() and smp\_load\_acquire() guarantee that the exists clause on line 22 never triggers.

#### 15.2.2.3 Store Followed By Store

Listing 15.8 (C-MP+o-o+o-rmb-o.litmus) once again shows the classic message-passing litmus test, with the

Listing 15.5: Enforcing Order of Message-Passing Litmus Test

```
1 C C-MP+o-wmb-o+o-rmb-o
2
3
4
   }
6 PO(int* x0. int* x1) {
     WRITE ONCE(*x0, 2);
9
     smp_wmb();
10
     WRITE ONCE(*x1, 2);
11
12 }
13
14 P1(int* x0, int* x1) {
15
     int r2;
17
     int r3;
18
19
     r2 = READ_ONCE(*x1);
20
     smp_rmb();
21
     r3 = READ_ONCE(*x0);
22
23
   exists (1:r2=2 /\ 1:r3=0)
```

Listing 15.6: Load-Buffering Litmus Test (No Ordering)

```
1 C C-LB+o-o+o-o
   {
   }
 3
   PO(int *x0, int *x1)
 6
      int r2:
 8
      r2 = READ ONCE(*x1):
     WRITE_ONCE(*x0, 2);
10
11 }
12
13
14 P1(int *x0, int *x1)
15
16
     int r2:
17
     r2 = READ_ONCE(*x0);
18
19
     WRITE_ONCE(*x1, 2);
20
21
22 exists (1:r2=2 /\ 0:r2=2)
```

smp\_rmb() providing ordering for P1()'s loads, but without any ordering for P0()'s stores. Again, the relatively strongly ordered architectures do enforce ordering, but weakly ordered architectures do not necessarily do so [AMP+11], which means that the exists clause can trigger. One situation in which such reordering could be beneficial is when the store buffer is full, another store is ready to execute, but the cacheline needed by the oldest store is not yet available. In this situation, allowing stores to complete out of order would allow execution to proceed. Therefore, portable code must explicitly order the stores, for example, as shown in Listing 15.5, thus

**Listing 15.7:** Enforcing Ordering of Load-Buffering Litmus Test

```
1 C C-LB+o-r+a-o
2
   PO(int *x0, int *x1)
 6
   {
     r2 = READ_ONCE(*x1);
10
     smp_store_release(x0, 2);
11
12
13
   P1(int *x0, int *x1)
14
15
   {
16
     int r2;
17
18
     r2 = smp_load_acquire(x0);
     WRITE_ONCE(*x1, 2);
19
20
21
22 exists (1:r2=2 /\ 0:r2=2)
```

Listing 15.8: Message-Passing Litmus Test, No Writer Ordering (No Ordering)

```
1 C C-MP+o-o+o-rmb-o
 2
 3
 4
   }
 5
 6
   PO(int* x0, int* x1) {
      WRITE_ONCE(*x0, 2);
     WRITE_ONCE(*x1, 2);
11
13
   P1(int* x0, int* x1) {
15
      int r2;
     int r3;
16
17
     r2 = READ_ONCE(*x1);
18
19
     smp rmb();
20
     r3 = READ_ONCE(*x0);
21
22
23
   exists (1:r2=2 /\ 1:r3=0)
24
```

preventing the exists clause from triggering.

Quick Quiz 15.12: Why should strongly ordered systems pay the performance price of unnecessary smp\_rmb() and smp\_wmb() invocations? Shouldn't weakly ordered systems shoulder the full cost of their misordering choices???

#### **15.2.3** Address Dependencies

An *address dependency* occurs when the value returned by a load instruction is used to compute the address used by a later memory-reference instruction.

**Listing 15.9:** Message-Passing Address-Dependency Litmus Test (No Ordering)

```
1 C C-MP+o-wmb-o+o-addr-o
3 {
4 int y=1;
5
   int *x1 = &y;
6 }
8 PO(int* x0, int** x1) {
     WRITE_ONCE(*x0, 2);
11
     smp_wmb();
     WRITE_ONCE(*x1, x0);
13
14 }
16 P1(int** x1) {
17
18
     int *r2;
19
      int r3:
21
     r2 = READ_ONCE(*x1);
22
     r3 = READ_ONCE(*r2);
23
25
   exists (1:r2=x0 /\ 1:r3=1)
```

Listing 15.9 (C-MP+o-wmb-o+o-addr-o.litmus) shows a linked variant of the message-passing pattern. The head pointer is x1, which initially references the int variable y (line 5), which is in turn initialized to the value 1 (line 4). P0() updates head pointer x1 to reference x0 (line 12), but only afer initializing it to 2 (line 10) and forcing ordering (line 11). P1() picks up the head pointer x1 (line 21), and then loads the referenced value (line 22). There is thus an address dependency from the load on line 21 to the load on line 22. In this case, the value returned by line 21 is exactly the address used by line 22, but many variations are possible, including field access using the C-language -> operator, addition, subtraction, and array indexing.<sup>6</sup>

One might hope that line 21's load from the head pointer would be ordered before line 22's dereference. However, this is not the case on DEC Alpha, which can in effect use a speculated value for the dependent load, as described in more detail in Section 15.4.1. Therefore, Listing 15.9's exists clause *can* trigger.

Listing 15.10 (C-MP+o-wmb-o+ld-addr-o.litmus) shows how to make this work portably, even on DEC Alpha, by replacing line 21's READ\_ONCE() with lockless\_dereference(), which acts like READ\_ONCE() on all platforms other than DEC Alpha, where it acts like a READ\_ONCE() followed by an smp\_mb(),

**Listing 15.10:** Enforced Ordering of Message-Passing Address-Dependency Litmus Test

```
1 C C-MP+o-wmb-o+ld-addr-o
3 {
 4
   int y=1;
5
   int *x1 = &y;
6
8 PO(int* x0, int** x1) {
10
     WRITE_ONCE(*x0, 2);
11
     smp_wmb();
     WRITE_ONCE(*x1, x0);
13
14
16 P1(int** x1) {
17
18
     int *r2;
19
     int r3:
21
     r2 = lockless dereference(*x1):
     r3 = READ_ONCE(*r2);
23
24
25
   exists (1:r2=x0 /\ 1:r3=1)
```

thereby forcing the required ordering on all platforms, in turn preventing the exists clause from triggering.

But what happens if the dependent operation is a store rather than a load, for example, in the *S* litmus test [AMP+11] shown in Listing 15.11 (C-S+o-wmb-o+o-addr-o.litmus)? Because no production-quality platform speculates stores, it is not possible for the WRITE\_ONCE() on line 10 to overwrite the WRITE\_ONCE() on line 21, meaning that the exists clause on line 25 cannot trigger, even on DEC Alpha, even without the lockless\_dereference() that is required in the dependent-load case.

Quick Quiz 15.13: But how do we know that *all* platforms really avoid triggering the exists clauses in Listings 15.10 and 15.11? ■

**Quick Quiz 15.14:** SP, MP, LB, and now S. Where do all these litmus-test abbreviations come from and how can anyone keep track of them? ■

However, it is important to note that address dependencies can be fragile and easily broken by compiler optimizations, as discussed in Section 15.3.2.

#### 15.2.4 Data Dependencies

A *data dependency* occurs when the value returned by a load instruction is used to compute the data stored by a later store instruction. Note well the "data" above: If the value returned by a load was instead used to compute

<sup>&</sup>lt;sup>6</sup> But note that in the Linux kernel, the address dependency must be carried through the pointer to the array, not through the array index.

Listing 15.11: S Address-Dependency Litmus Test

```
1 C C-S+o-wmb-o+o-addr-o
 2
3 {
 4 int y=1;
 5 int *x1 = &y;
 6 }
 8
   P0(int* x0, int** x1) {
     WRITE_ONCE(*x0, 2);
10
11
     smp_wmb();
12
     WRITE ONCE(*x1, x0):
13
14 }
15
16 P1(int** x1) {
17
     int *r2;
18
19
     r2 = READ_ONCE(*x1);
20
21
     WRITE_ONCE(*r2, 3);
22
23
25
   exists (1:r2=x0 /\ x0=2)
```

Listing 15.12: Load-Buffering Data-Dependency Litmus Test

```
1 C C-LB+o-r+o-data-o
2
   {
3
   }
4
5
   PO(int *x0, int *x1)
6
     int r2:
9
     r2 = READ ONCE(*x1):
10
     smp_store_release(x0, 2);
11
12
13
14
  P1(int *x0, int *x1)
15
   {
16
     int r2;
17
18
     r2 = READ_ONCE(*x0);
19
     WRITE_ONCE(*x1, r2);
20
  }
21
   exists (1:r2=2 /\ 0:r2=2)
```

the address used by a later store instruction, that would instead be an address dependency.

Listing 15.12 (C-LB+o-r+o-data-o.litmus) is similar to Listing 15.7, except that P1()'s ordering between lines 18 and 19 is enforced not by an acquire load, but instead by a data dependency: The value loaded by line 18 is what line 19 stores. The ordering provided by this data dependency is sufficient to prevent the exists clause from triggering.

**Quick Quiz 15.15:** Why doesn't line 18 of Listing 15.12 need a lockless\_dereference()? ■

Just as with address dependencies, data dependencies are fragile and can be easily broken by compiler opti-

**Listing 15.13:** Load-Buffering Control-Dependency Litmus Test

```
1 C C-LB+o-r+o-ctrl-o
2
3 }
   PO(int *x0, int *x1)
6
   {
     r2 = READ_ONCE(*x1);
10
     smp_store_release(x0, 2);
11
12
13
   P1(int *x0, int *x1)
14
15
     int r2;
16
17
     r2 = READ_ONCE(*x0);
18
     if (r2 >= 0)
19
        WRITE_ONCE(*x1, 2);
20
21 }
22
   exists (1:r2=2 /\ 0:r2=2)
23
```

mizations, as discussed in Section 15.3.2. In fact, data dependencies can be even more fragile than are address dependencies. The reason for this is that address dependencies normally involve pointer values. In contrast, as shown in Listing 15.12, it is tempting to carry data dependencies through integral values, which the compiler has much more freedom to optimize into nonexistence. For but one example, if the integer loaded was multiplied by the constant zero, the compiler would know that the result was zero, and could therefore substitute the constant zero for the value loaded, thus breaking the dependency.

Quick Quiz 15.16: But wait!!! Line 18 of Listing 15.12 uses READ\_ONCE(), which marks the load as volatile, which means that the compiler absolutely must emit the load instruction even if the value is later multiplied by zero. So do you really need to work so hard to keep the compiler from breaking your data dependencies?

In short, you can rely on data dependencies, but only if you take care to prevent your compiler from breaking them.

#### 15.2.5 Control Dependencies

A *control dependency* occurs when the value returned by a load instruction is tested to determine whether or not a later store instruction is executed. Note well the "later store instruction": Many platforms do not respect load-to-load control dependencies.

Listing 15.13 (C-LB+o-r+o-ctrl-o.litmus) shows another load-buffering example, this time using a control

**Listing 15.14:** Message-Passing Control-Dependency Litmus Test (No Ordering)

```
1 C C-MP+o-r+o-ctrl-o
3
   }
5
 6
   PO(int* x0, int* x1) {
8
     WRITE ONCE(*x0, 2):
9
     smp_store_release(x1, 2);
10
11
12
13
   P1(int* x0, int* x1) {
     int r2:
15
     int r3 = 0;
16
     r2 = READ_ONCE(*x1);
17
18
     if (r2 >= 0)
19
        r3 = READ_ONCE(*x0);
20
21
   exists (1:r2=2 /\ 1:r3=0)
```

dependency (line 19) to order the load on line 18 and the store on line 20. The ordering is sufficient to prevent the exists from triggering.

However, control dependencies are even more susceptible to being optimized out of existence than are data dependencies, and Section 15.3.3 describes some of the rules that must be followed in order to prevent your compiler from breaking your control dependencies.

It is worth reiterating that control dependencies provide ordering only from loads to stores. Therefore, the load-to-load control dependency shown on lines 17-19 of Listing 15.14 (C-MP+o-r+o-ctrl-o.litmus) does *not* provide ordering, and therefore does *not* prevent the exists clause from triggering.

In summary, control dependencies can be useful, but they are high-maintenance items. You should therefore use them only when performance considerations permit no other solution.

**Quick Quiz 15.17:** Wouldn't control dependencies be more robust if they were mandated by language standards??? ■

#### 15.2.6 Cache Coherence

On cache-coherent platforms, all CPUs agree on the order of loads and stores to a given variable. Fortunately, when READ\_ONCE() and WRITE\_ONCE() are used, almost all platforms are cache-coherent, as indicated by the "SV" column of the cheat sheet shown in Table 15.3. Unfortunately, this property is so popular that it has been named

Listing 15.15: Cache-Coherent IRIW Litmus Test

```
1 C C-CCIRIW+o+o+o-o+o-o
3 {
4
   int x = 0;
5
6
7
   P0(int *x)
8
     WRITE_ONCE(*x, 1);
9
10 }
11
12 P1(int *x)
13
     WRITE_ONCE(*x, 2);
14
15
17
   P2(int *x)
18
19
     int r1:
20
     int r2;
21
22
     r1 = READ_ONCE(*x);
23
     r2 = READ_ONCE(*x);
25
   P3(int *x)
27
28
     int r3:
29
     int r4;
30
     r3 = READ_ONCE(*x);
31
     r4 = READ_ONCE(*x);
34
   exists(2:r1=1 /\ 2:r2=2 /\ 3:r3=2 /\ 3:r4=1)
```


multiple times, with "single-variable SC", 7 "single-copy atomic" [SF95], and just plain "coherence" [AMP+11] having seen use. Rather than further compound the confusion by inventing yet another term for this concept, this book uses "cache coherence" and "coherence" interchangeably.

Listing 15.15 (C-CCIRIW+o+o+o-o+o-o.litmus) shows a litmus test that tests for cache coherence, where "IRIW" stands for "independent reads of independent writes". Because this litmus test uses only one variable, P2() and P3() must agree on the order of P0()'s and P1()'s stores. In other words, if P2() believes that P0()'s store came first, then P3() had better not believe that P1()'s store came first. And in fact the exists clause on line 35 will trigger if this situation arises.

Quick Quiz 15.18: But in Listing 15.15, wouldn't be just as bad if P2()'s r1 and r2 obtained the values 2 and 1, respectively, while P3()'s r1 and r2 obtained the values 1 and 2, respectively? ■

It is tempting to speculate that different-sized overlapping loads and stores to a single region of memory (as might be set up using the C-language union keyword)

<sup>&</sup>lt;sup>7</sup> Recall that SC stands for sequentially consistent.



**Figure 15.7:** Global System Bus And Multi-Copy Atomicity

would provide similar ordering guarantees. However, Flur et al. discovered some surprisingly simple litmus tests that demonstrate that these guarantees can be violated on real hardware [FSP+17]. It is therefore necessary to restrict code to non-overlapping same-sized aligned accesses to a given variable, at least if portability is a consideration.<sup>8</sup>

Adding more variables and threads increases the scope for reordering and other counterintuitive behavior, as discussed in the next section.

#### 15.2.7 Multicopy Atomicity

Threads running on a *multicopy atomic* [SF95] platform are guaranteed to agree on the order of stores, even to different variables. A useful mental model of such a system is the single-bus architecture shown in Figure 15.7. If each store resulted in a message on the bus, and if the bus could accommodate only one store at a time, then any pair of CPUs would agree on the order of all stores that they observed. Unfortunately, building a computer system as shown in the figure, without store buffers or even caches, would result in glacial computation. CPU vendors interested in providing multicopy atomicity have therefore instead provided the slightly weaker other-multicopy atomicity [ARM17, Section B2.3], which excludes the CPU doing a given store from the requirement that all CPUs agree on the order of all stores. This means that if only a subset of CPUs are doing stores, the other CPUs will agree on the order of stores, hence the "other" in "other-multicopy atomicity". Unlike multicopy-atomic platforms, within other-multicopy-atomic platforms, the CPU doing the store is permitted to observe its store early, which allows its later loads to obtain the newly stored value directly from the store buffer. This in turn avoids abysmal performance.

Quick Quiz 15.19: Can you give a specific example

**Listing 15.16:** WRC Litmus Test With Dependencies (No Ordering)

```
C C-WRC+o+o-data-o+o-rmb-o
 3
 4
   }
 6
   P0(int *x)
     WRITE_ONCE(*x, 1);
 9
10
11
   P1(int *x, int* y)
12
13
     int r1;
     r1 = READ_ONCE(*x);
     WRITE_ONCE(*y, r1);
17
18
   P2(int *x. int* v)
20
21
      int r2;
     int r3;
23
     r2 = READ_ONCE(*y);
     smp_rmb();
26
     r3 = READ_ONCE(*x);
27
28
   exists (1:r1=1 /\ 2:r2=1 /\ 2:r3=0)
```


showing different behavior for multicopy atomic on the one hand and other-multicopy atomic on the other? ■

Perhaps there will come a day when all platforms provide some flavor of multi-copy atomicity, but in the meantime, non-multicopy-atomic platforms do exist, and so software must deal with them.

Listing 15.16 (C-WRC+o+o-data-o+o-rmbo.litmus) demonstrates multicopy atomicity, that is, on a multicopy-atomic platform, the exists clause on line 29 cannot trigger. In contrast, on a non-multicopyatomic platform this exists clause can trigger, despite P1()'s accesses being ordered by a data dependency and P2()'s accesses being ordered by an smp\_rmb(). Recall that the definition of multicopy atomicity requires that all threads agree on the order of stores, which can be thought of as all stores reaching all threads at the same time. Therefore, a non-multicopy-atomic platform can have a store reach different threads at different times. In particular, P0()'s store might reach P1() long before it reaches P2(), which raises the possibility that P1()'s store might reach P2() before P0()'s store does.

This leads to the question of why a real system constrained by the usual laws of physics would ever trigger the exists clause of Listing 15.16. The cartoonish diagram of a such a real system is shown in Figure 15.8. CPU 0 and CPU 1 share a store buffer, as do CPUs 2

<sup>&</sup>lt;sup>8</sup> There is reason to believe that using atomic RMW operations (for example, xchg()) for all the stores will provide sequentially consistent ordering, but this has not yet been proven either way.



**Figure 15.8:** Shared Store Buffers And Multi-Copy Atomicity

and 3. This means that CPU 1 can load a value out of the store buffer, thus potentially immediately seeing a value stored by CPU 0. In contrast, CPUs 2 and 3 will have to wait for the corresponding cache line to carry this new value to them.

**Quick Quiz 15.20:** Then who would even *think* of designing a system with shared store buffers??? ■

Table 15.4 shows one sequence of events that can result in the exists clause in Listing 15.16 triggering. This sequence of events will depend critically on PO() and P1() sharing both cache and a store buffer in the manner shown in Figure 15.8.

Quick Quiz 15.21: But just how is it fair that P0() and P1() must share a store buffer and a cache, but P2() gets one each of its very own???

Row 1 shows the initial state, with the initial value of y in P0()'s and P1()'s shared cache, and the initial value of x in P2()'s cache.

Row 2 shows the immediate effect of P0() executing its store on line 8. Because the cacheline containing x is not in P0()'s and P1()'s shared cache, the new value (1) is stored in the shared store buffer.

Row 3 shows two transitions. First, P0() issues a readinvalidate operation to fetch the cacheline containing x so that it can flush the new value for x out of the shared store buffer. Second, P1() loads from x (line 15), an operation that completes immediately because the new value of x is immediately available from the shared store buffer.

Row 4 also shows two transitions. First, it shows the immediate effect of P1() executing its store to y (line 16), placing the new value into the shared store buffer. Second, it shows the start of P2()'s load from y (line 24).

Row 5 continues the tradition of showing two transitions. First, it shows P1() complete its store to y, flushing from the shared store buffer to the cache. Second, it shows P2() request the cacheline containing y.

Row 6 shows P2() receive the cacheline containing y,

allowing it to finish its load into r2, which takes on the value 1.

Row 7 shows P2() execute its smp\_rmb() (line 25), thus keeping its two loads ordered.

Row 8 shows P2() execute its load from x, which immediately returns with the value zero from P2()'s cache.

Row 9 shows P2() *finally* responding to P0()'s request for the cacheline containing x, which was made way back up on row 3.

Finally, row 10 shows P0() finish its store, flushing its value of x from the shared store buffer to the shared cache.

Note well that the exists clause on line 29 has triggered. The values of r1 and r2 are both the value one, and the final value of r3 the value zero. This strange result occurred because P0()'s new value of x was communicated to P1() long before it was communicated to P2().

Quick Quiz 15.22: Referring to Table 15.4, why on earth would P0()'s store take so long to complete when P1()'s store complete so quickly? In other words, does the exists clause on line 32 of Listing 15.16 really trigger on real systems? ■

This counter-intuitive result happens because although dependencies do provide ordering, they provide it only within the confines of their own thread. This three-thread example requires stronger ordering, which is the subject of Sections 15.2.7.1 through 15.2.7.4.

### 15.2.7.1 Cumulativity

The three-thread example shown in Listing 15.16 requires *cumulative* ordering, or *cumulativity*. A cumulative memory-ordering operation orders not just any given access preceding it, but also earlier accesses by any thread to that same variable.

Dependencies do not provide cumulativity, which is why the "C" column is blank for both the READ\_ONCE() and the smp\_read\_barrier\_depends() rows of Table 15.3. However, as indicated by the "C" in their "C" column, release operations do provide cumulativity. Therefore, Listing 15.17 (C-WRC+o+o-r+a-o.litmus) substitutes a release operation for Listing 15.16's data dependency. Because the release operation is cumulative, its ordering applies not only to Listing 15.17's load from x by P1() on line 15, but also to the store to x by P0() on line 8—but only if that load returns the value stored, which matches the 1:r1=1 in the exists clause on line 28. This means that P2()'s load-acquire suffices to force the load from x on line 25 to happen after the

	PO()	PO() &	2 P1()	P1()		P2()	
	Instruction	Store Buffer	Cache	Instruction	Instruction	Store Buffer	Cache
1	(Initial state)		y==0	(Initial state)	(Initial state)		x==0
2	x = 1;	x==1	y==0				x==0
3	(Read-Invalidate x)	x==1	y==0	r1 = x(1)			x==0
4		x==1 y==1	y==0	y = r1	r2 = y		x==0
5		x==1	y==1	(Finish store)	(Read y)		x==0
6	(Respond y)	x==1	y==1		(r2==1)		x==0 y==1
7		x==1	y==1		<pre>smp_rmb()</pre>		x==0 y==1
8		x==1	y==1		r3 = x (0)		x==0 y==1
9		x==1	x==0 y==1		(Respond x)		y==1
10	(Finish store)		x==1 y==1				y==1

Table 15.4: Memory Ordering: WRC Sequence of Events

Listing 15.17: WRC Litmus Test With Release

```
1 C C-WRC+o+o-r+a-o
 3 {
 4
   }
 5
 6 PO(int *x)
     WRITE_ONCE(*x, 1);
 8
 9 }
10
11 P1(int *x, int* y)
12
13
     int r1:
14
     r1 = READ_ONCE(*x);
15
16
     smp_store_release(y, r1);
17 }
18
19 P2(int *x, int* y)
20
     int r2:
21
22
     int r3;
23
24
     r2 = smp_load_acquire(y);
25
     r3 = READ_ONCE(*x);
26 }
   exists (1:r1=1 /\ 2:r2=1 /\ 2:r3=0)
```

store on line 8, so the value returned is one, which does not match 2:r3=0, which in turn prevents the exists clause from triggering.

These ordering constraints are depicted graphically in Figure 15.9. Note also that cumulativity is not limited to a single step back in time. If there was another load from x or store to x from any thread that came before the store on line 13, that prior load or store would also be ordered before the store on line 32, though only if both r1 and r2 both end up containing the address of x.

In short, use of cumulative ordering operations can sup-

**Listing 15.18:** W+RWC Litmus Test With Release (No Ordering)

```
C C-W+RWC+o-r+a-o+o-mb-o
 3 {
 4 int x = 0;
 5 int y = 0;
 6
   int z = 0;
 7
   }
 8
 9
   PO(int *x, int *y)
10
11
     WRITE_ONCE(*x, 1);
12
     smp_store_release(y, 1);
13 }
14
15 P1(int *y, int *z)
16
18
20
     r1 = smp_load_acquire(y);
21
     r2 = READ_ONCE(*z);
23
24
   P2(int *z, int *x)
26
     int r3;
28
     WRITE_ONCE(*z, 1);
     smp_mb();
     r3 = READ_ONCE(*x);
30
31
33 exists(1:r1=1 /\ 1:r2=0 /\ 2:r3=0)
```

press non-multicopy-atomic behaviors in some situations. Cumulativity nevertheless has limits, which are examined in the next section.




Figure 15.9: Cumulativity

### 15.2.7.2 Propagation

Listing 15.18 (C-W+RWC+o-r+a-o+o-mb-o.litmus) shows the limitations of cumulativity and store-release, even with a full memory barrier. The problem is that although the smp\_store\_release() on line 12 has cumulativity, and although that cumulativity does order P2()'s load on line 30, the smp\_store\_release()'s ordering cannot propagate through the combination of P1()'s load (line 21) and P2()'s store (line 28). This means that the exists clause on line 33 really can trigger.

Quick Quiz 15.23: But it is not necessary to worry about propagation unless there are at least three threads in the litmus test, right? ■




Figure 15.10: Load-to-Store is Counter-Temporal

This situation might seem completely counter-intuitive, but keep in mind that the speed of light is finite and computers are of non-zero size. It therefore takes time for the effect of the P2()'s store to z to propagate to P1(), which in turn means that it is possible that P1()'s read

from z happens much later in time, but nevertheless still sees the old value of zero. This situation is depicted in Figure 15.10: Just because a load sees the old value does *not* mean that this load executed at an earlier time than did the store of the new value.

Note that Listing 15.18 also shows the limitations of memory-barrier pairing, given that there are not two but three processes. These more complex litmus tests can instead be said to have cycles, where memory-barrier pairing is the special case of a two-thread cycle. The cycle in Listing 15.18 goes through PO() (lines 11 and 12), P1() (lines 20 and 21), P2() (lines 28, 29, and 30), and back to PO() (line 11). The exists clause delineates this cycle: the 1:r1=1 indicates that the smp load acquire() on line 20 returned the value stored by the smp\_store\_ release() on line 12, the 1:r2=0 indicates that the WRITE\_ONCE() on line 28 came too late to affect the value returned by the READ\_ONCE() on line 21, and finally the 2:r3=0 indicates that the WRITE\_ONCE() on line 11 came too late to affect the value returned by the READ\_ONCE() on line 30. In this case, the fact that the exists clause can trigger means that the cycle is said to be allowed. In contrast, in cases where the exists clause cannot trigger, the cycle is said to be prohibited.

But what if we need to keep the exists clause on line 33 of Listing 15.18? One solution is to replace PO()'s smp\_store\_release() with an smp\_mb(), which Table 15.3 shows to have not only cumulativity, but also

Listing 15.19: W+WRC Litmus Test With More Barriers

```
1 C C-W+RWC+o-mb-o+a-o+o-mb-o
   {
 3
 4 int x = 0;
 5
   int y = 0;
 6 int z = 0;
 7
 9
   PO(int *x, int *y)
10
     WRITE_ONCE(*x, 1);
11
12
      smp_mb();
13
      WRITE_ONCE(*y, 1);
14 }
15
16
   P1(int *y, int *z)
17
18
      int r1;
19
      int r2:
20
     r1 = smp_load_acquire(y);
22
     r2 = READ_ONCE(*z);
23
25
   P2(int *z, int *x)
26
27
      int r3;
28
     WRITE_ONCE(*z, 1);
29
      smp_mb();
         = READ_ONCE(*x);
31
32
   exists(1:r1=1 /\ 1:r2=0 /\ 2:r3=0)
```




Figure 15.11: Store-to-Store is Counter-Temporal

propagation. The result is shown in Listing 15.19 (C-W+RWC+o-mb-o+a-o+o-mb-o.litmus).

Quick Quiz 15.24: But given that smp\_mb() has the propagation property, why doesn't the smp\_mb() on line 29 of Listing 15.18 prevent the exists clause from triggering? ■

For completeness, Figure 15.11 shows that the "winning" store among a group of stores to the same variable is not necessarily the store that started last. This should not come as a surprise to anyone who carefully examined Figure 15.5.

**Quick Quiz 15.25:** But for litmus tests having only ordered stores, as shown in Listing 15.20 (C-2+2W+o-wmb-o+o-wmb-o.litmus), research shows that the cycle is prohibited, even in weakly ordered systems such as

Listing 15.20: 2+2W Litmus Test With Write Barriers

```
1 C C-2+2W+o-wmb-o+o-wmb-o
   {
 3
   }
 4
 5
   PO(int *x0, int *x1)
 6
      WRITE_ONCE(*x0, 1);
     smp_wmb();
 9
      WRITE_ONCE(*x1, 2);
10
11
12
13
   P1(int *x0, int *x1)
14
15
      WRITE_ONCE(*x1, 1);
      smp_wmb();
17
      WRITE_ONCE(*x0, 2);
18
19
20 exists (x0=1 /\ x1=1)
```




Figure 15.12: Store-to-Load is Temporal

ARM and Power [SSA<sup>+</sup>11]. Given that, are store-to-store really *always* counter-temporal??? ■

But sometimes time really is on our side. Read on!

### 15.2.7.3 Happens-Before

As shown in Figure 15.12, on platforms without user-visible speculation, if a load returns the value from a particular store, then, courtesy of the finite speed of light and the non-zero size of modern computing systems, the store absolutely has to have executed at an earlier time than did the load. This means that carefully constructed programs can rely on the passage of time itself as an memory-ordering operation.

Of course, just the passage of time by itself is not enough, as was seen in Listing 15.6, which has nothing but store-to-load links and, because it provides absolutely no ordering, still can trigger its exists clause. However, as long as each thread provides even the weakest possible ordering, exists clause would not be able to trigger. For example, Listing 15.21 (C-LB+a-o+o-data-o+o-data-o.litmus) shows PO() ordered with an smp\_load\_acquire() and both P1() and P2() ordered with data dependencies. These orderings, which are close to the top of Table 15.3, suffice to prevent the

Listing 15.21: LB Litmus Test With One Acquire

```
1 C C-LB+a-o+o-data-o+o-data-o
 2 {
3 }
4
5
   P0(int *x0, int *x1)
6 {
     int r2:
9
     r2 = smp_load_acquire(x0);
10
     WRITE ONCE(*x1, 2);
11 }
12
13
14 P1(int *x1, int *x2)
15
16
     int r2;
17
     r2 = READ_ONCE(*x1);
18
     WRITE_ONCE(*x2, r2);
19
20 }
21
  P2(int *x2, int *x0)
22
23
25
26
     r2 = READ_ONCE(*x2);
27
     WRITE_ONCE(*x0, r2);
30 exists (0:r2=2 /\ 1:r2=2 /\ 2:r2=2)
```

exists clause from triggering.

**Quick Quiz 15.26:** Can you construct a litmus test like that in Listing 15.21 that uses *only* dependencies? ■

An important, to say nothing of more useful, use of time for ordering memory accesses is covered in the next section.

### 15.2.7.4 Release-Acquire Chains

A minimal release-acquire chain was shown in Listing 15.7 (C-LB+a-r+a-r+a-r-litmus), but these chains can be much longer, as shown in Listing 15.22. The longer the release-acquire chain, the more ordering is gained from the passage of time, so that no matter how many threads are involved, the corresponding exists clause cannot trigger.

Although release-acquire chains are inherently store-to-load creatures, it turns out that they can tolerate one load-to-store step, despite such steps being counter-temporal, as shown in Figure 15.10. For example, Listing 15.23 (C-ISA2+o-r+a-r+a-r+a-o.litmus) shows a three-step release-acquire chain, but where P3()'s final access is a READ\_ONCE() from x0, which is accessed via WRITE\_ONCE() by P0(), forming a non-temporal load-to-store link between these two processes. However, because P0()'s smp\_store\_release() (line 12) is cumulative, if P3()'s READ\_ONCE() returns zero, this cumulativity

Listing 15.22: Long LB Release-Acquire Chain

```
1 C C-I.B+a-r+a-r+a-r+a-r
 2 {
3 }
4
5
   P0(int *x0, int *x1)
6
     int r2:
9
     r2 = smp_load_acquire(x0);
10
     smp_store_release(x1, 2);
11 }
12
13
14 P1(int *x1, int *x2)
15
     int r2;
17
     r2 = smp_load_acquire(x1);
19
     smp_store_release(x2, 2);
20 }
21
   P2(int *x2, int *x3)
22
23
25
     r2 = smp_load_acquire(x2);
     smp_store_release(x3, 2);
   P3(int *x3, int *x0)
31
   {
32
     int r2:
34
     r2 = smp_load_acquire(x3);
35
     smp_store_release(x0, 2);
36
37
  exists (0:r2=2 /\ 1:r2=2 /\ 2:r2=2 /\ 3:r2=2)
```

will force the READ\_ONCE() to be ordered before PO()'s smp\_store\_release(). In addition, the release-acquire chain (lines 12, 20, 21, 28, 29, and 37) forces P3()'s READ\_ONCE() to be ordered after PO()'s smp\_store\_release(). Because P3()'s READ\_ONCE() cannot be both before and after PO()'s smp\_store\_release(), either or both of two things must be true:

- 1. P3()'s READ\_ONCE() came after P0()'s WRITE\_ ONCE(), so that the READ\_ONCE() returned the value two, so that the exists clause's 3:r2=0 is false.
- 2. The release-acquire chain did not form, that is, one or more of the exists clause's 1:r2=2, 2:r2=2, or 3:r1=2 is false.

Either way, the exists clause cannot trigger, despite this litmus test containing a notorious load-to-store link between P3() and P0(). But never forget that release-acquire chains can tolerate only one load-to-store link, as was seen in Listing 15.18.

Listing 15.23: Long ISA2 Release-Acquire Chain

```
1 C C-ISA2+o-r+a-r+a-r+a-o
 2 {
 3 }
 4
   P0(int *x0, int *x1)
 5
 6
 7
     WRITE ONCE(*x0, 2):
     smp_store_release(x1, 2);
 9 }
10
11
12 P1(int *x1, int *x2)
13
   {
14
     int r2:
15
16
     r2 = smp_load_acquire(x1);
17
     smp_store_release(x2, 2);
18 }
19
20 P2(int *x2, int *x3)
21
   {
22
     int r2;
23
     r2 = smp_load_acquire(x2);
25
     smp_store_release(x3, 2);
26 }
27
28 P3(int *x3, int *x0)
29
   {
30
31
     int r2:
32
     r1 = smp_load_acquire(x3);
34
     r2 = READ_ONCE(*x0);
35 }
   exists (1:r2=2 /\ 2:r2=2 /\ 3:r1=2 /\ 3:r2=0)
```

Release-acquire chains can also tolerate a single store-to-store step, as shown in Listing 15.24 (C-Z6.2+o-r+a-r+a-r+a-o.litmus). As with the previous example, smp\_store\_release()'s cumulativity combined with the temporal nature of the release-acquire chain prevents the exists clause on line 36 from triggering. But beware: Adding a second store-to-store step would allow the correspondingly updated exists clause to trigger.

Quick Quiz 15.27: Suppose we have a short release-acquire chain along with one load-to-store link and one store-to-store link, like that shown in Listing 15.25. Given that there is only one of each type of non-store-to-load link, the exists cannot trigger, right? ■

**Quick Quiz 15.28:** There are store-to-load links, load-to-store links, and store-to-store links. But what about load-to-load links? ■

In short, properly constructed release-acquire chains form a peaceful island of intuitive bliss surrounded by a strongly counter-intuitive sea of more complex memoryordering constraints.

Listing 15.24: Long Z6.2 Release-Acquire Chain

```
1 C C-Z6.2+o-r+a-r+a-r+a-o
 2
   {
   }
 3
 4
   PO(int *x0, int *x1)
 6
   {
     WRITE_ONCE(*x0, 2);
     smp_store_release(x1, 2);
10
11
   P1(int *x1, int *x2)
12
13
     int r2;
14
15
16
     r2 = smp load acquire(x1);
17
     smp store release(x2, 2):
18
19
   P2(int *x2, int *x3)
20
21
22
     int r2:
23
24
     r2 = smp load acquire(x2);
25
     smp_store_release(x3, 2);
26
27
28 P3(int *x3, int *x0)
29
30
     int r2;
31
32
     r2 = smp_load_acquire(x3);
33
     WRITE_ONCE(*x0, 3);
34 }
35
   exists (1:r2=2 /\ 2:r2=2 /\ 3:r2=2 /\ x0=2)
```

Listing 15.25: Z6.0 Release-Acquire Chain (Ordering?)

```
1 C C-Z6.2+o-r+a-o+o-mb-o
 4 int x = 0;
 5 int y = 0;
   int z = 0;
 9
   PO(int *x, int *y)
10
     WRITE_ONCE(*x, 1);
11
12
     smp_store_release(y, 1);
13 }
14
15 P1(int *y, int *z)
16 {
17
     int r1;
18
19
     r1 = smp_load_acquire(y);
20
     WRITE_ONCE(*z, 1);
21 }
22
23
   P2(int *z, int *x)
24
25
     int r2:
26
27
     WRITE_ONCE(*z, 2);
28
     smp_mb();
29
     r2 = READ_ONCE(*x);
30
31
32 exists(1:r1=1 /\ 2:r2=0 /\ z=2)
```

## 15.3 Compile-Time Consternation

Most languages, including C, were developed on uniprocessor systems by people with little or no parallel-programming experience. As a results, unless explicitly told otherwise, these languages assume that the current CPU is the only thing that is reading or writing memory. This in turn means that these languages' compilers' optimizers are ready, willing, and oh so able to make dramatic changes to the order, number, and sizes of memory references that your program executes. In fact, the reordering carried out by hardware can seem quite tame by comparison.

This section will help you tame your compiler, thus avoiding a great deal of compile-time consternation. Section 15.3.1 describes how to keep the compiler from destructively optimizing your code's memory references, Section 15.3.2 describes how to protect address and data dependencies, and finally, Section 15.3.3 describes how to protect those delicate control dependencies.

### 15.3.1 Memory-Reference Restrictions

Again, unless told otherwise, compilers assume that nothing else is affecting the variables being accessed by the generated code. This assumption is not simply some design error, but is instead enshrined in various standards. This assumption means that compilers are within their rights (as defined by the standards) to optimize the following code so as to hoist the load from a out of the loop, at least in cases where the compiler can prove that do\_something() does not modify a:

```
1 while (a)
2 do_something();
```

The optimized code might look something like this, essentially fusing an arbitrarily large number of intended loads into a single actual load:

```
1 if (a)
2 for (;;)
3 do_something();
```

This optimization might come as a fatal surprise to code elsewhere that expected to terminate this loop by storing a zero to a. Fortunately, there are several ways of avoiding this sort of problem:

- 1. Volatile accesses.
- 2. Atomic variables.
- <sup>9</sup> Or perhaps it is a standardized design error.

3. Prohibitions against introducing data races.

The volatile restrictions are necessary to write reliable device drivers, and the atomic variables and prohibitions against introducing data races are necessary to write reliable concurrent code.

Starting with volatile accesses, the following code relies on the volatile casts in READ\_ONCE() to prevent the unfortunate infinite-loop optimization:

```
1 while (READ_ONCE(a))
2 do_something();
```

READ\_ONCE() marks the load with a volatile cast. Now volatile was originally designed for accessing memory-mapped I/O (MMIO) registers, which are accessed using the same load and store instructions that are used when accessing normal memory. However, MMIO registers need not act at all like normal memory. Storing a value to an MMIO register does not necessarily mean that a subsequent load from that register will return the value stored. Loading from an MMIO register might well have side effects, for example, changing the device state or affecting the response to subsequent loads and stores involving other MMIO registers. Loads and stores of different sizes to the same MMIO address might well have different effects.

This means that, even on a uniprocessor system, changing the order, number, or size of MMIO accesses is strictly forbidden. And this is exactly the purpose of the Clanguage volatile keyword, to constrain the compiler so as to allow implementation of reliable device drivers.

This is why READ\_ONCE() prevents the destructive hoisting of the load from a out of the loop: Doing so changes the number of volatile loads from a, so this optimization is disallowed. However, note well that volatile does absolutely nothing to constrain the hardware. Therefore, if the code following the loop needs to see the result of any memory references preceding the store of zero that terminated the loop, you will instead need to use something like smp\_store\_release() to store the zero and smp\_load\_acquire() in the loop condition. But if all you need is to reliably control the loop without any other ordering, READ\_ONCE() can do the job.

Compilers can also replicate loads. For example, consider this all-too-real code fragment:

```
1 tmp = p;
2 if (tmp != NULL && tmp <= q)
3 do_something(tmp);</pre>
```

Here the intent is that the do\_something() function is never passed a NULL pointer or a pointer that is greater

than q. However, the compiler is within its rights to transform this into the following:

```
1 if (p != NULL && p <= q)
2 do_something(p);</pre>
```

In this transformed code, the value of p is loaded three separate times. This transformation might seem silly at first glance, but it is quite useful when the surrounding code has consumed all of the machine registers. It is possible that the current value of p passes the test on line 1, but that some other thread stores NULL to p before line 2 executes, and the resulting NULL pointer could be a fatal surprise to do\_something(). To prevent the compiler from replicating the load, use READ\_ONCE(), for example as follows:

```
1 tmp = READ_ONCE(p);
2 if (tmp != NULL && tmp <= q)
3   do_something(tmp);</pre>
```

Alternatively, the variable p could be declared volatile.

Compilers can also fuse stores. The most infamous example is probably the progress-bar example shown below:

```
1 while (!am_done()) {
2   do_something(p);
3   progress++;
4 }
```

If the compiler used a feedback-driven optimizer, it might well notice that the store to the shared variable progress was quite expensive, resulting in the following well-intentioned optimization:

```
1 while (!am_done()) {
2   do_something(p);
3   tmp++;
4 }
5 progress = tmp;
```

This might well slightly increase performance, but the poor user watching the progress bar might be forgiven for harboring significant ill will towards this particular optimization. The progress bar will after all be stuck at zero for a long time, then jump at the very end. The following code will usually prevent this problem:

```
1 while (!am_done()) {
2    do_something(p);
3    WRITE_ONCE(progress, progress + 1);
4 }
```

Exceptions can occur if the compiler is able to analyze do\_something() and learn that it has no accesses to atomic or volatile variables. In these cases the compiler could produce two loops, one invoking do\_something() and the other incrementing progress. It may be necessary to replace the WRITE\_ONCE() with something like smp\_store\_release() in the unlikely event that this occurs. It is important to note that although the compiler is forbidden from changing the number, size, or order of volatile accesses, it is perfectly within its rights to reorder normal accesses with unrelated volatile accesses.

Oddly enough, the compiler is within its rights to use a variable as temporary storage just before a normal store to that variable, thus inventing stores to that variable. Fortunately, most compilers avoid this sort of thing, at least outside of stack variables. In any case, using WRITE\_ONCE(), declaring the variable volatile, or declaring the variable atomic (in recent C and C++ compilers supporting atomics) will prevent this sort of thing.

**Quick Quiz 15.29:** Why can't the compiler invent a store to a normal variable any time it likes? ■

The previous examples involved compiler optimizations that changed the number of accesses. Now, it might seem that preventing the compiler from changing the order of accesses is an act of futility, given that the underlying hardware is free to reorder them. However, modern machines have *exact exceptions* and *exact interrupts*, meaning that any interrupt or exception will appear to have happened at a specific place in the instruction stream, so that the handler will see the effect of all prior instructions, but won't see the effect of any subsequent instructions. READ\_ONCE() and WRITE\_ONCE() can therefore be used to control communication between interrupted code and interrupt handlers. 11

This leaves changes to the size of accesses, which is known as *load tearing* and *store tearing* when the actual size is smaller than desired. For example, storing the constant 0x00010002 into a 32-bit variable might seem quite safe. However, there are CPUs that can store small immediate values directly into memory, and on such CPUs, the compiler can be expected to split this into two 16-bit stores in order to avoid the overhead of explicitly forming the 32-bit constant. This could come as a fatal surprise to another thread concurrently loading from this variable, which might not expect to see the result of a half-completed store. Use of READ\_ONCE() and

Your editor made exactly this mistake in the DYNIX/ptx kernel's memory allocator in the early 1990s. Tracking down the bug consumed a holiday weekend not just for your editor, but also for several of his colleagues. In short, this is not a new problem.

<sup>11</sup> That said, the various standards committees would prefer that you instead use atomics or variables of type sig\_atomic\_t.

WRITE\_ONCE() prevent the compiler from engaging in load tearing and store tearing, respectively.

In short, use of READ\_ONCE(), WRITE\_ONCE(), and volatile are valuable tools in preventing the compiler from optimizing your parallel algorithm out of existence. Compilers are starting to provide other mechanisms for avoiding load and store tearing, for example, memory\_order\_relaxed atomic loads and stores, however, volatile is still needed to avoid fusing and splitting of accesses.

Please note that, it is possible to overdo use of READ\_ONCE() and WRITE\_ONCE(). For example, if you have prevented a given variable from changing (perhaps by holding the lock guarding all updates to that variable), there is no point in using READ\_ONCE(). Similarly, if you have prevented any other CPUs or threads from reading a given variable (perhaps because you are initializing that variable before any other CPU or thread has access to it), there is no point in using WRITE\_ONCE(). However, in my experience, developers need to use things like READ\_ONCE() and WRITE\_ONCE() more often than they think that they do, the overhead of unnecessary uses is quite low. Furthermore, the penalty for failing to use them when needed is quite high.

### 15.3.2 Address- and Data-Dependency Difficulties

Compilers do not understand either address or data dependencies, although there are efforts underway to teach them, or at the very least, standardize the process of teaching them [MWB+17, MRP+17]. In the meantime, it is necessary to be very careful in order to prevent your compiler from breaking your dependencies.

### 15.3.2.1 Give your dependency chain a good start

The load that heads your dependency chain must use proper ordering, for example, lockless\_dereference(), rcu\_dereference(), or a READ\_ONCE() followed by smp\_read\_barrier\_depends(). Failure to follow this rule can have serious side effects:

- 1. On DEC Alpha, a dependent load might not be ordered with the load heading the dependency chain, as described in Section 15.4.1.
- 2. If the load heading the dependency chain is a C11 non-volatile memory\_order\_relaxed load, the compiler could omit the load, for example, by using a value that it loaded in the past.

#### Listing 15.26: Breakable Dependencies With Comparisons

```
1 int reserve_int;
2 int *gp;
3 int *p;
4
5 p = rcu_dereference(gp);
6 if (p == &reserve_int)
7  handle_reserve(p);
8 do_something_with(*p); /* buggy! */
```

### Listing 15.27: Broken Dependencies With Comparisons

```
1 int reserve_int;
2 int *gp;
3 int *p;
4
5 p = rcu_dereference(gp);
6 if (p == &reserve_int) {
7    handle_reserve(&reserve_int);
8    do_something_with(reserve_int); /* buggy! */
9 } else {
10    do_something_with(*p); /* OK! */
11 }
```

- 3. If the load heading the dependency chain is a plain load, the compiler can omit the load, again by using a value that it loaded in the past. Worse yet, it could load twice instead of once, so that different parts of your code use different values—and compilers really do this, especially when under register pressure.
- 4. The value loaded by the head of the dependency chain must be a pointer. In theory, yes, you could load an integer, perhaps to use it as an array index. In practice, the compiler knows too much about integers, and thus has way too many opportunities to break your dependency chain [MWB<sup>+</sup>17].

### 15.3.2.2 Avoid arithmetic dependency breakage

Although it is just fine to do some arithmetic operations on a pointer in your dependency chain, you need to be careful to avoid giving the compiler too much information. After all, if the compiler learns enough to determine the exact value of the pointer, it can use that exact value instead of the pointer itself. As soon as the compiler does that, the dependency is broken and all ordering is lost.

1. Although it is permissible to compute offsets from a pointer, these offsets must not result in total cancellation. For example, given a char pointer cp, cp-(uintptr\_t)cp) will cancel and can allow the compiler to break your dependency chain. On the other hand, canceling offset values with each other is perfectly safe and legal. For example, if a and b are equal, cp+a-b is an identity function, including preserving the dependency.

2. Comparisons can break dependencies. Listing 15.26 shows how this can happen. Here global pointer gp points to a dynamically allocated integer, but if memory is low, it might instead point to the reserve\_int variable. This reserve\_int case might need special handling, as shown on lines 6 and 7 of the listing. But the compiler could reasonably transform this code into the form shown in Listing 15.27, especially on systems where instructions with absolute addresses run faster than instructions using addresses supplied in registers. However, there is clearly no ordering between the pointer load on line 5 and the dereference on line 8. Please note that this is simply an example: There are a great many other ways to break dependency chains with comparisons.

**Quick Quiz 15.30:** Why can't you simply dereference the pointer before comparing it to &reserve\_int on line 6 of Listing 15.26? ■

Quick Quiz 15.31: But it should be safe to compare two pointer variables, right? After all, the compiler doesn't know the value of either, so how can it possibly learn anything from the comparison? ■

Note that a series of inequality comparisons might, when taken together, give the compiler enough information to determine the exact value of the pointer, at which point the dependency is broken. Furthermore, the compiler might be able to combine information from even a single inequality comparison with other information to learn the exact value, again breaking the dependency. Pointers to elements in arrays are especially susceptible to this latter form of dependency breakage.

### 15.3.2.3 Safe comparison of dependent pointers

It turns out that there are several safe ways to compare dependent pointers:

- Comparisons against the NULL pointer. In this case, all the compiler can learn is that the pointer is NULL, in which case you are not allowed to dereference it anyway.
- 2. The dependent pointer is never dereferenced, whether before or after the comparison.
- 3. The dependent pointer is compared to a pointer that references objects that were last modified a very long time ago, where the only unconditionally safe value of "a very long time ago" is "at compile time". The key point is that there absolutely must be something

Listing 15.28: Broken Dependencies With Pointer Comparisons

```
1 struct foo {
    int a;
    int b;
 3
   int c:
 5 };
 6 struct foo *gp1;
 7 struct foo *gp2;
 9 void updater(void)
10 {
11
     struct foo *p;
12
     p = malloc(sizeo(*p));
13
     BUG_ON(!p);
14
15
     p->a = 42;
     p->b = 43;
16
     p->c = 44:
17
18
     rcu_assign_pointer(gp1, p);
     p->b = 143;
19
     p->c = 144;
20
21
     rcu_assign_pointer(gp2, p);
22 }
23
24 void reader(void)
25 {
26
     struct foo *p;
     struct foo *q;
27
     int r1, r2 = 0;
29
30
     p = rcu_dereference(gp2);
31
     if (p == NULL)
      return;
33
     r1 = p->b;
34
     q = rcu_dereference(gp1);
35
     if (p == q) {
36
      r2 = p->c;
37
38
     do_something_with(r1, r2);
```

other than the address or data dependency that guarantees ordering.

- 4. Comparisons between two pointers, each of which is carrying a good-enough dependency. For example, you have a pair of pointers, each carrying a dependency, and you want to avoid deadlock by acquiring locks of the pointed-to data elements in address order.
- The comparison is not-equal, and the compiler does not have enough other information to deduce the value of the pointer carrying the dependency.

Pointer comparisons can be quite tricky, and so it is well worth working through the example shown in Listing 15.28. This example uses a simple struct foo shown on lines 1-5 and two global pointers, gp1 and gp2, shown on lines 6 and 7, respectively. This example uses two threads, namely updater() on lines 9-22 and reader() on lines 24-39.

The updater() thread allocates memory on line 13, and complains bitterly on line 14 if none is available. Lines 15-17 initialize the newly allocated structure, and then line 18 assigns the pointer to gp1. Lines 19 and 20 then update two of the structure's fields, and does so after line 18 has made those fields visible to readers. Please note that unsynchronized update of reader-visible fields often constitutes a bug. Although there are legitimate use cases doing just this, such use cases require more care than is exercised in this example.

Finally, line 21 assigns the pointer to gp2.

The reader() thread first fetches gp2 on line 30, with lines 31 and 32 checking for NULL and returning if so. Line 33 then fetches field ->b. Now line 34 fetches gp1, and if line 35 sees that the pointers fetched on lines 30 and 34 are equal, line 36 fetches p->c. Note that line 36 uses pointer p fetched on line 30, not pointer q fetched on line 34.

But this difference might not matter. An equals comparison on line 35 might lead the compiler to (incorrectly) conclude that both pointers are equivalent, when in fact they carry different dependencies. This means that the compiler might well transform line 36 to instead be r2 = q->c, which might well cause the value 44 to be loaded instead of the expected value 144.

**Quick Quiz 15.32:** But doesn't the condition in line 35 supply a control dependency that would keep line 36 ordered after line 34? ■

In short, some care is required in order to ensure that dependency chains in your source code are still dependency chains once the compiler has gotten done with them.

### **15.3.3** Control-Dependency Calamities

Control dependencies are especially tricky because current compilers do not understand them and can easily break them. The rules and examples in this section are intended to help you prevent your compiler's ignorance from breaking your code.

A load-load control dependency requires a full read memory barrier, not simply a data dependency barrier. Consider the following bit of code:

This will not have the desired effect because there is no actual data dependency, but rather a control dependency that the CPU may short-circuit by attempting to predict

the outcome in advance, so that other CPUs see the load from y as having happened before the load from x. In such a case what's actually required is:

However, stores are not speculated. This means that ordering *is* provided for load-store control dependencies, as in the following example:

```
1 q = READ_ONCE(x);
2 if (q)
3 WRITE_ONCE(y, 1);
```

Control dependencies pair normally with other types of ordering operations. That said, please note that neither READ\_ONCE() nor WRITE\_ONCE() are optional! Without the READ\_ONCE(), the compiler might combine the load from x with other loads from x. Without the WRITE\_ONCE(), the compiler might combine the store to y with other stores to y. Either can result in highly counterintuitive effects on ordering.

Worse yet, if the compiler is able to prove (say) that the value of variable x is always non-zero, it would be well within its rights to optimize the original example by eliminating the "if" statement as follows:

```
1 q = READ_ONCE(x);
2 WRITE_ONCE(y, 1); /* BUG: CPU can reorder!!! */
```

It is tempting to try to enforce ordering on identical stores on both branches of the "if" statement as follows:

```
1 q = READ_ONCE(x);
2 if (q) {
3    barrier();
4    WRITE_ONCE(y, 1);
5    do_something();
6 } else {
7    barrier();
8    WRITE_ONCE(y, 1);
9    do_something_else();
10 }
```

Unfortunately, current compilers will transform this as follows at high optimization levels:

```
1 q = READ_ONCE(x);
2 barrier();
3 WRITE_ONCE(y, 1); /* BUG: No ordering!!! */
4 if (q) {
5    do_something();
6 } else {
7    dd_something_else();
8 }
```

Now there is no conditional between the load from x and the store to y, which means that the CPU is within

its rights to reorder them: The conditional is absolutely required, and must be present in the assembly code even after all compiler optimizations have been applied. Therefore, if you need ordering in this example, you need explicit memory-ordering operations, for example, a release store:

```
1 q = READ_ONCE(x);
2 if (q) {
3    smp_store_release(&y, 1);
4    do_something();
5 } else {
6    smp_store_release(&y, 1);
7    do_something_else();
8 }
```

The initial READ\_ONCE() is still required to prevent the compiler from proving the value of x.

In addition, you need to be careful what you do with the local variable q, otherwise the compiler might be able to guess the value and again remove the needed conditional. For example:

```
1  q = READ_ONCE(x);
2  if (q % MAX) {
3    WRITE_ONCE(y, 1);
4    do_something();
5 } else {
6    WRITE_ONCE(y, 2);
7    do_something_else();
8 }
```

If MAX is defined to be 1, then the compiler knows that (q%MAX) is equal to zero, in which case the compiler is within its rights to transform the above code into the following:

```
1 q = READ_ONCE(x);
2 WRITE_ONCE(y, 2);
3 do_something_else();
```

Given this transformation, the CPU is not required to respect the ordering between the load from variable x and the store to variable y. It is tempting to add a barrier() to constrain the compiler, but this does not help. The conditional is gone, and the barrier() won't bring it back. Therefore, if you are relying on this ordering, you should make sure that MAX is greater than one, perhaps as follows:

```
1 q = READ_ONCE(x);
2 BUILD_BUG_ON(MAX <= 1);
3 if (q % MAX) {
4    WRITE_ONCE(y, 1);
5    do_something();
6 } else {
7    WRITE_ONCE(y, 2);
8    do_something_else();
9 }</pre>
```

Please note once again that the stores to y differ. If they

were identical, as noted earlier, the compiler could pull this store outside of the "if" statement.

You must also avoid excessive reliance on boolean short-circuit evaluation. Consider this example:

```
1 q = READ_ONCE(x);
2 if (q || 1 > 0)
3 WRITE_ONCE(y, 1);
```

Because the first condition cannot fault and the second condition is always true, the compiler can transform this example as following, defeating control dependency:

```
1 q = READ_ONCE(x);
2 WRITE_ONCE(y, 1);
```

This example underscores the need to ensure that the compiler cannot out-guess your code. More generally, although READ\_ONCE() does force the compiler to actually emit code for a given load, it does not force the compiler to use the results.

In addition, control dependencies apply only to the then-clause and else-clause of the if-statement in question. In particular, it does not necessarily apply to code following the if-statement:

It is tempting to argue that there in fact is ordering because the compiler cannot reorder volatile accesses and also cannot reorder the writes to y with the condition. Unfortunately for this line of reasoning, the compiler might compile the two writes to y as conditional-move instructions, as in this fanciful pseudo-assembly language:

```
1 ld r1,x
2 cmp r1,$0
3 cmov,ne r4,$1
4 cmov,eq r4,$2
5 st r4,y
6 st $1.z
```

A weakly ordered CPU would have no dependency of any sort between the load from x and the store to z. The control dependencies would extend only to the pair of cmov instructions and the store depending on them. In short, control dependencies apply only to the stores in the "then" and "else" of the "if" in question (including functions invoked by those two clauses), not to code following that "if".

Finally, control dependencies do *not* provide cumula-

Listing 15.29: LB Litmus Test With Control Dependency

```
1 C C-LB+o-cgt-o+o-cgt-o
 2
   {
3
   }
   PO(int *x, int *y)
5
6
     int r1:
8
     r1 = READ_ONCE(*x);
9
10
     if (r1 > 0)
11
       WRITE_ONCE(*y, 1);
12 }
13
14 P1(int *x, int *y)
15
16
     int r2;
17
18
     r2 = READ_ONCE(*y);
19
     if (r2 > 0)
20
        WRITE_ONCE(*x, 1);
21
22
   exists (0:r1=1 /\ 1:r2=1)
```

tivity. 12 This is demonstrated by two related litmus tests, namely Listings 15.29 and 15.30 with the initial values of x and y both being zero.

The exists clause in the two-thread example of Listing 15.29 (C-LB+o-cgt-o+o-cgt-o.litmus) will never trigger. If control dependencies guaranteed cumulativity (which they do not), then adding a thread to the example as in Listing 15.30 (C-WWC+o-cgt-o+o-cgt-o+o.litmus) would guarantee the related exists clause never to trigger.

But because control dependencies do *not* provide cumulativity, the exists clause in the three-thread litmus test can trigger. If you need the three-thread example to provide ordering, you will need smp\_mb() between the load and store in PO(), that is, just before or just after the "if" statements. Furthermore, the original two-thread example is very fragile and should be avoided.

**Quick Quiz 15.33:** Can't you instead add an smp\_mb() to P1() in Listing 15.30? ■

The following list of rules summarizes the lessons of this section:

- 1. Compilers do not understand control dependencies, so it is your job to make sure that the compiler cannot break your code.
- Control dependencies can order prior loads against later stores. However, they do *not* guarantee any other sort of ordering: Not prior loads against later loads, nor prior stores against later anything. If you

Listing 15.30: WWC Litmus Test With Control Dependency (Cumulativity?)

```
1 C C-WWC+o-cgt-o+o-cgt-o+o
 2
 3 }
 5
   PO(int *x, int *y)
 6
     int r1;
     r1 = READ_ONCE(*x);
9
     if (r1 > 0)
       WRITE_ONCE(*y, 1);
11
12 }
13
14 P1(int *x, int *v)
     int r2;
17
     r2 = READ_ONCE(*y);
     if (r2 > 0)
       WRITE_ONCE(*x, 1);
21 }
23
   P2(int *x)
     WRITE_ONCE(*x, 2);
26
   exists (0:r1=2 /\ 1:r2=1 /\ x=2)
```

need these other forms of ordering, use smp\_rmb(), smp\_wmb(), or, in the case of prior stores and later loads, smp\_mb().

- 3. If both legs of the "if" statement begin with identical stores to the same variable, then those stores must be ordered, either by preceding both of them with smp\_mb() or by using smp\_store\_release() to carry out the stores. Please note that it is *not* sufficient to use barrier() at beginning of each leg of the "if" statement because, as shown by the example above, optimizing compilers can destroy the control dependency while respecting the letter of the barrier() law.
- 4. Control dependencies require at least one run-time conditional between the prior load and the subsequent store, and this conditional must involve the prior load. If the compiler is able to optimize the conditional away, it will have also optimized away the ordering. Careful use of READ\_ONCE() and WRITE\_ONCE() can help to preserve the needed conditional.
- 5. Control dependencies require that the compiler avoid reordering the dependency into nonexistence. Careful use of READ\_ONCE(), atomic\_read(), or atomic64\_read() can help to preserve your control dependency.

<sup>&</sup>lt;sup>12</sup> Refer to Section 15.2.7.1 for the meaning of cumulativity.

- 6. Control dependencies apply only to the "then" and "else" of the "if" containing the control dependency, including any functions that these two clauses call. Control dependencies do *not* apply to code following the end of the "if" statement containing the control dependency.
- 7. Control dependencies pair normally with other types of memory-ordering operations.
- 8. Control dependencies do *not* provide cumulativity. If you need cumulativity, use smp\_mb().

In short, many popular languages were designed primarily with single-threaded use in mind. Successfully using these languages to construct multi-threaded software requires that you pay special attention to your memory references and dependencies.

## 15.4 Hardware Specifics

Each CPU has its own peculiar approach to memory ordering, which can make portability a challenge, as indicated by Table 15.5. In fact, some software environments simply prohibit direct use of memory-ordering operations, restricting the programmer to mutual-exclusion primitives that incorporate them to the extent that they are required. Please note that this section is not intended to be a reference manual covering all (or even most) aspects of each CPU family, but rather a high-level overview giving a rough comparison. For full details, see the reference manual for the CPU of interest.

Getting back to Table 15.5, the first group of rows look at memory-ordering properties and the second group looks at instruction properties.

The first three rows indicate whether a given CPU allows the four possible combinations of loads and stores to be reordered, as discussed in Sections 15.1 and 15.2.2.1–15.2.2.3. The next row ("Atomic Instructions Reordered With Loads or Stores?") indicates whether a given CPU allows loads and stores to be reordered with atomic instructions.

The fifth and sixth rows cover reordering and dependencies, which was covered in Sections 15.2.3–15.2.5 and which is explained in more detail in Section 15.4.1. The short version is that Alpha requires memory barriers for readers as well as updaters of linked data structures.

The next row, "Non-Sequentially Consistent", indicates whether the CPU's normal load and store instructions are

constrained by sequential consistency. Almost all are not constrained in this way for performance reasons.

The next two rows cover multicopy atomicity, which was defined in Section 15.2.7. The first is full-up (and rare) multicopy atomicity, and the second is the weaker other-multicopy atomicity.

The next row, "Non-Cache Coherent", covers accesses from multiple threads to a single variable, which was discussed in Section 15.2.6.

The final three rows cover instruction-level choices and issues. The first row indicates how each CPU implements load-acquire and store-release, the second row classifies CPUs by atomic-instruction type, and the third and final row indicates whether a given CPU has an incoherent instruction cache and pipeline. Such CPUs require special instructions be executed for self-modifying code.

The common "just say no" approach to memory-ordering operations can be eminently reasonable where it applies, but there are environments, such as the Linux kernel, where direct use of memory-ordering operations is required. Therefore, Linux provides a carefully chosen least-common-denominator set of memory-ordering primitives, which are as follows:

- smp\_mb() (full memory barrier) that orders both loads and stores. This means that loads and stores preceding the memory barrier will be committed to memory before any loads and stores following the memory barrier.
- smp\_rmb() (read memory barrier) that orders only loads.
- smp\_wmb() (write memory barrier) that orders only stores.
- smp\_read\_barrier\_depends() that forces subsequent operations that depend on prior operations to
  be ordered. This primitive is a no-op on all platforms
  except Alpha, but is normally not used directly,
  but rather as part of something like lockless\_
  dereference() or rcu\_dereference().
- smp\_mb\_\_before\_atomic() that forces ordering of accesses preceding the smp\_mb\_\_before\_atomic() against accesses following a later RMW atomic operation. This is a noop on systems that fully order atomic RMW operatings.
- smp\_mb\_\_after\_atomic() that forces ordering of accesses preceding an earlier RMW atomic operation against accesses following the smp\_mb\_\_after\_ atomic(). This is also a noop on systems that fully order atomic RMW operatings.

		CPU Family								
Property			ARMv7-A/R	ARMv8	Itanium	MIPS	POWER	SPARC TSO	98x	z Systems
Memory Ordering	Loads Reordered After Loads or Stores?		Y	Y	Y	Y	Y			
	Stores Reordered After Stores?		Y	Y	Y	Y	Y			
	Stores Reordered After Loads?	Y	Y	Y	Y	Y	Y	Y	Y	Y
	Atomic Instructions Reordered With Loads or Stores?	Y	Y	Y		Y	Y			
	Dependent Loads Reordered?	Y								
	Dependent Stores Reordered?									
	Non-Sequentially Consistent?		Y	Y	Y	Y	Y	Y	Y	Y
	Non-Multicopy Atomic?	Y	Y	Y	Y	Y	Y	Y	Y	
	Non-Other-Multicopy Atomic?	Y	Y		Y	Y	Y			
	Non-Cache Coherent?				Y					
Instructions	Load-Acquire/Store-Release?	F	F	i	I	F	b			
	Atomic RMW Instruction Type?	L	L	L	C	L	L	C	C	C
	Incoherent Instruction Cache/Pipeline?	Y	Y	Y	Y	Y	Y	Y	Y	Y

**Table 15.5:** Summary of Memory Ordering

**Key:** Load-Acquire/Store-Release?

- b: Lightweight memory barrier
- F: Full memory barrier
- i: Instruction with lightweight ordering
- I: Instruction with heavyweight ordering

Atomic RMW Instruction Type?

- C: Compare-and-exchange instruction
- L: Load-linked/store-conditional instruction

mmiowb() that forces ordering on MMIO writes that are guarded by global spinlocks, and is more thoroughly described in a 2016 LWN article on MMIO [MDR16a].

The smp\_mb(), smp\_rmb(), and smp\_wmb() primitives also force the compiler to eschew any optimizations that would have the effect of reordering memory optimizations across the barriers. The smp\_read\_barrier\_depends() primitive has a similar effect, but only on Alpha CPUs.

These primitives generate code only in SMP kernels, however, several have UP versions (mb(), rmb(), wmb(), and read\_barrier\_depends(), respectively) that generate a memory barrier even in UP kernels. The smp\_versions should be used in most cases. However, these latter primitives are useful when writing drivers, because

MMIO accesses must remain ordered even in UP kernels. In absence of memory-ordering operations, both CPUs and compilers would happily rearrange these accesses, which at best would make the device act strangely, and could crash your kernel or, in some cases, even damage your hardware.

So most kernel programmers need not worry about the memory-ordering peculiarities of each and every CPU, as long as they stick to these interfaces. If you are working deep in a given CPU's architecture-specific code, of course, all bets are off.

Furthermore, all of Linux's locking primitives (spin-locks, reader-writer locks, semaphores, RCU, ...) include any needed ordering primitives. So if you are working with code that uses these primitives properly, you need not worry about Linux's memory-ordering primitives.

**Listing 15.31:** Insert and Lock-Free Search (No Ordering)

```
1 struct el *insert(long key, long data)
2 {
       struct el *p;
3
       p = kmalloc(sizeof(*p), GFP_ATOMIC);
       spin_lock(&mutex);
       p->next = head.next;
       p->key = key;
       p->data = data;
 8
9
       smp_wmb();
       head.next = p;
11
       spin_unlock(&mutex);
12 }
13
14 struct el *search(long key)
15
16
       struct el *p;
       p = READ_ONCE(head.next);
17
       while (p != &head) {
18
           /* BUG ON ALPHA!!! */
19
20
           if (p->key == key) {
21
               return (p);
              = READ_ONCE(p->next);
23
           р
24
25
       return (NULL);
26 }
```

That said, deep knowledge of each CPU's memoryconsistency model can be very helpful when debugging, to say nothing of when writing architecture-specific code or synchronization primitives.

Besides, they say that a little knowledge is a very dangerous thing. Just imagine the damage you could do with a lot of knowledge! For those who wish to understand more about individual CPUs' memory consistency models, the next sections describe those of a few popular and prominent CPUs. Although nothing can replace actually reading a given CPU's documentation, these sections give a good overview.

### 15.4.1 Alpha

It may seem strange to say much of anything about a CPU whose end of life has long since past, but Alpha is interesting because it is the only mainstream CPU that reorders dependent loads, and has thus had outsized influence on concurrency APIs, including within the Linux kernel. Understanding Alpha is therefore surprisingly important to the Linux kernel hacker.

The dependent-load difference between Alpha and the other CPUs is illustrated by the code shown in Listing 15.31. This smp\_wmb() on line 9 of this listing guarantees that the element initialization in lines 6-8 is executed before the element is added to the list on line 10, so that the lock-free search will work correctly. That is, it makes this guarantee on all CPUs *except* Alpha.




Figure 15.13: Why smp\_read\_barrier\_depends() is Required

Alpha actually allows the code on line 20 of Listing 15.31 could see the old garbage values that were present before the initialization on lines 6-8.

Figure 15.13 shows how this can happen on an aggressively parallel machine with partitioned caches, so that alternating cache lines are processed by the different partitions of the caches. For example, the load of head.next on line 17 of Listing 15.31 might access cache bank 0, and the load of p->key on line 20 and of p->next on line 23 might access cache bank 1. On Alpha, the smp\_wmb() will guarantee that the cache invalidations performed by lines 6-8 of Listing 15.31 (for p->next, p->key, and p->data) will reach the interconnect before that of line 10 (for head.next), but makes absolutely no guarantee about the order of propagation through the reading CPU's cache banks. For example, it is possible that the reading CPU's cache bank 1 is very busy, but cache bank 0 is idle. This could result in the cache invalidations for the new element (p->next, p-> key, and p->data) being delayed, so that the reading CPU loads the new value for head.next, but loads the old cached values for p->key and p->next. Yes, this does mean that Alpha can in effect fetch the data pointed to before it fetches the pointer itself, strange but true. See the documentation [Com01, Pug00] called out earlier for more information, or if you think that I am just making all this up. 13 The benefit of this unusual approach to ordering is that Alpha can use simpler cache hardware, which in turn permitted higher clock frequency in Alpha's heyday.

One could place an smp\_rmb() primitive between the pointer fetch and dereference in order to force Alpha to

<sup>&</sup>lt;sup>13</sup> Of course, the astute reader will have already recognized that Alpha is nowhere near as mean and nasty as it could be, the (thankfully) mythical architecture in Section C.6.1 being a case in point.

Listing 15.32: Safe Insert and Lock-Free Search

```
struct el *insert(long key, long data)
 2
 3
        struct el *p;
        p = kmalloc(sizeof(*p), GFP_ATOMIC);
 5
        spin lock(&mutex):
        p->next = head.next;
        p->key = key;
 8
        p->data = data;
 9
        smp_wmb();
10
        head.next = p;
        spin_unlock(&mutex);
11
   }
12
13
    struct el *search(long kev)
15
        struct el *p;
17
        p = rcu_dereference(head.next);
        while (p != &head) {
18
            if (p->key == key) {
                return (p);
21
            p = rcu_dereference(p->next);
23
        1:
        return (NULL);
```

order the pointer fetch with the later dependent load. However, this imposes unneeded overhead on systems (such as ARM, Itanium, PPC, and SPARC) that respect data dependencies on the read side. A smp\_read\_barrier\_depends() primitive has therefore been added to the Linux kernel to eliminate overhead on these systems. This primitive could be inserted in place of line 19 of Listing 15.31, but it is better to use the rcu\_dereference() wrapper macro as shown on lines 17 and 22 of Listing 15.32.

It is also possible to implement a software mechanism that could be used in place of smp wmb() to force all reading CPUs to see the writing CPU's writes in order. This software barrier could be implemented by sending inter-processor interrupts (IPIs) to all other CPUs. Upon receipt of such an IPI, a CPU would execute a memorybarrier instruction, implementing a memory-barrier shootdown similar to that provided by the Linux kernel's sys membarrier() system call. Additional logic is required to avoid deadlocks. Of course, CPUs that respect data dependencies would define such a barrier to simply be smp\_wmb(). However, this approach was deemed by the Linux community to impose excessive overhead, and furthermore would not be considered a reasonable approach by those whose systems must meet aggressive real-time response requirements.

The Linux memory-barrier primitives took their names from the Alpha instructions, so smp\_mb() is mb, smp\_rmb() is rmb, and smp\_wmb() is wmb. Alpha is the only CPU where smp\_read\_barrier\_depends() is an smp\_

mb() rather than a no-op.

Quick Quiz 15.34: Why is Alpha's smp\_read\_barrier\_depends() an smp\_mb() rather than smp\_rmb()? ■

Quick Quiz 15.35: Isn't DEC Alpha significant as having the weakest possible memory ordering? ■

For more on Alpha, see its reference manual [Cor02].

### 15.4.2 ARMv7-A/R

The ARM family of CPUs is extremely popular in embedded applications, particularly for power-constrained applications such as cellphones. Its memory model is similar to that of POWER (see Section 15.4.6), but ARM uses a different set of memory-barrier instructions [ARM10]:

DMB (data memory barrier) causes the specified type of operations to *appear* to have completed before any subsequent operations of the same type. The "type" of operations can be all operations or can be restricted to only writes (similar to the Alpha wmb and the POWER eieio instructions). In addition, ARM allows cache coherence to have one of three scopes: single processor, a subset of the processors ("inner") and global ("outer").

DSB (data synchronization barrier) causes the specified type of operations to actually complete before any subsequent operations (of any type) are executed. The "type" of operations is the same as that of DMB. The DSB instruction was called DWB (drain write buffer or data write barrier, your choice) in early versions of the ARM architecture.

ISB (instruction synchronization barrier) flushes the CPU pipeline, so that all instructions following the ISB are fetched only after the ISB completes. For example, if you are writing a self-modifying program (such as a JIT), you should execute an ISB between generating the code and executing it.

None of these instructions exactly match the semantics of Linux's rmb() primitive, which must therefore be implemented as a full DMB. The DMB and DSB instructions have a recursive definition of accesses ordered before and after the barrier, which has an effect similar to that of POWER's cumulativity, both of which are stronger than Section 15.2.7.1's variant of cumulativity.

ARM also implements control dependencies, so that if a conditional branch depends on a load, then any store executed after that conditional branch will be ordered




Figure 15.14: Half Memory Barrier

after the load. However, loads following the conditional branch will *not* be guaranteed to be ordered unless there is an ISB instruction between the branch and the load. Consider the following example:

```
1 r1 = x;
2 if (r1 == 0)
3    nop();
4 y = 1;
5 r2 = z;
6 ISB();
7 r3 = z;
```

In this example, load-store control dependency ordering causes the load from x on line 1 to be ordered before the store to y on line 4. However, ARM does not respect load-load control dependencies, so that the load on line 1 might well happen *after* the load on line 5. On the other hand, the combination of the conditional branch on line 2 and the ISB instruction on line 6 ensures that the load on line 7 happens after the load on line 1. Note that inserting an additional ISB instruction somewhere between lines 3 and 4 would enforce ordering between lines 1 and 5.

### 15.4.3 ARMv8

ARMv8 is ARM's new CPU family [ARM17] which includes 64-bit capabilities, in contrast to their 32-bit-only CPU described in Section 15.4.2. ARMv8's memory model closely resembles its ARMv7 counterpart, but adds load-acquire (LDLARB, LDLARH, and LDLAR) and store-release (STLLRB, STLLRH, and STLLR) instructions. These instructions act as "half memory barriers", so that

ARMv8 CPUs can reorder previous accesses with a later LDLAR instruction, but are prohibited from reordering an earlier LDLAR instruction with later accesses, as fancifully depicted in Figure 15.14. Similarly, ARMv8 CPUs can reorder an earlier STLLR instruction with a subsequent access, but are prohibited from reordering previous accesses with a later STLLR instruction. As one might expect, this means that these instructions directly support the C11 notion of load-acquire and store-release.

However, ARMv8 goes well beyond the C11 memory model by mandating that the combination of a store-release and load-acquire act as a full barrier under many circumstances. For example, in ARMv8, given a store followed by a store-release followed a load-acquire followed by a load, all to different variables and all from a single CPU, all CPUs would agree that the initial store preceded the final load. Interestingly enough, most TSO architectures (including x86 and the mainframe) do not make this guarantee, as the two loads could be reordered before the two stores.

ARMv8 is one of only two architectures that needs the smp\_mb\_\_after\_spinlock() primitive to be a full barrier, due to its relatively weak lock-acquisition implementation in the Linux kernel.

ARMv8 also has the distinction of being the first CPU whose vendor publicly defined its memory ordering with an executable formal model [ARM17].

### **15.4.4** Itanium

Itanium offers a weak consistency model, so that in absence of explicit memory-barrier instructions, Itanium is within its rights to arbitrarily reorder memory references [Int02b]. Itanium has a memory-fence instruction named mf, but also has "half-memory fence" modifiers to loads, stores, and to some of its atomic instructions [Int02a]. The acq modifier prevents subsequent memory-reference instructions from being reordered before the acq, but permits prior memory-reference instructions to be reordered after the acq, similar to the ARMv8 load-acquire instructions. Similarly, the rel modifier prevents prior memory-reference instructions from being reordered after the rel, but allows subsequent memory-reference instructions to be reordered before the rel.

These half-memory fences are useful for critical sections, since it is safe to push operations into a critical section, but can be fatal to allow them to bleed out. However, as one of the few CPUs with this property, Itanium at one time defined Linux's semantics of memory order-

ing associated with lock acquisition and release.<sup>14</sup> Oddly enough, actual Itanium hardware is rumored to implement both load-acquire and store-release instructions as full barriers. Nevertheless, Itanium was the first mainstream CPU to introduce the concept (if not the reality) of load-acquire and store-release into its instruction set.

The Itanium mf instruction is used for the smp\_rmb(), smp\_mb(), and smp\_wmb() primitives in the Linux kernel. Oh, and despite rumors to the contrary, the "mf" mnemonic really does stand for "memory fence".

Itanium also offers a global total order for "release" operations, including the "mf" instruction. This provides the notion of transitivity, where if a given code fragment sees a given access as having happened, any later code fragment will also see that earlier access as having happened. Assuming, that is, that all the code fragments involved correctly use memory barriers.

Finally, Itanium is the only architecture supporting the Linux kernel that can reorder normal loads to the same variable. The Linux kernel avoids this issue because READ\_ONCE() emits a volatile load, which is compiled as a ld,acq instruction, which forces ordering of all READ\_ONCE() invocations by a given CPU, including those to the same variable.

### 15.4.5 MIPS

The MIPS memory model [Ima17, page 479] appears to resemble that of ARM, Itanium, and POWER, being weakly ordered by default, but respecting dependencies. MIPS has a wide variety of memory-barrier instructions, but ties them not to hardware considerations, but rather to the use cases provided by the Linux kernel and the C++11 standard [Smi15] in a manner similar to the ARMv8 additions:

#### SYNC

Full barrier for a number of hardware operations in addition to memory references, which is used to implement the v4.13 Linux kernel's smp\_mb() for OCTEON systems.

### SYNC WMB

Write memory barrier, which can be used on OCTEON systems to implement the smp\_wmb() primitive in the v4.13 Linux kernel via the syncw mnemonic. Other systems use plain sync.

### SYNC\_MB

Full memory barrier, but only for memory operations. This may be used to implement the C++ atomic\_thread\_fence(memory\_order\_seq\_cst).

### SYNC\_ACQUIRE

Acquire memory barrier, which could be used to implement C++'s atomic\_thread\_fence(memory\_order\_acquire). In theory, it could also be used to implement the v4.13 Linux-kernel smp\_load\_acquire() primitive, but in practice sync is used instead.

### SYNC RELEASE

Release memory barrier, which may be used to implement C++'s atomic\_thread\_fence(memory\_order\_release). In theory, it could also be used to implement the v4.13 Linux-kernel smp\_store\_release() primitive, but in practice sync is used instead.

### SYNC RMB

Read memory barrier, which could in theory be used to implement the smp\_rmb() primitive in the Linux kernel, except that current MIPS implementations supported by the v4.13 Linux kernel do not need an explicit instruction to force ordering. Therefore, smp\_rmb() instead simply constrains the compiler.

### SYNCI

Instruction-cache synchronization, which is used in conjunction with other instructions to allow self-modifying code, such as that produced by just-in-time (JIT) compilers.

Informal discussions with MIPS architects indicates that MIPS has a definition of transitivity or cumulativity similar to that of ARM and POWER. However, it appears that different MIPS implementations can have different memory-ordering properties, so it is important to consult the documentation for the specific MIPS implementation you are using.

### 15.4.6 POWER / PowerPC

The POWER and PowerPC CPU families have a wide variety of memory-barrier instructions [IBM94, LHF05]:

sync causes all preceding operations to appear to have completed before any subsequent operations are started. This instruction is therefore quite expensive.

<sup>&</sup>lt;sup>14</sup> PowerPC is now the architecture having this dubious privilege.

lwsync (light-weight sync) orders loads with respect to subsequent loads and stores, and also orders stores. However, it does not order stores with respect to subsequent loads. The lwsync instruction may be used to implement load-acquire and store-release operations. Interestingly enough, the lwsync instruction enforces the same within-CPU ordering as does x86, z Systems, and coincidentally, SPARC TSO. However, placing the lwsync instruction between each pair of memory-reference instructions will not result in x86, z Systems, or SPARC TSO memory ordering. On these other systems, if a pair of CPUs independently execute stores to different variables, all other CPUs will agree on the order of these stores. Not so on PowerPC, even with an lwsync instruction between each pair of memory-reference instructions, because PowerPC is non-multicopy atomic.

eieio (enforce in-order execution of I/O, in case you were wondering) causes all preceding cacheable stores to appear to have completed before all subsequent stores. However, stores to cacheable memory are ordered separately from stores to non-cacheable memory, which means that eieio will not force an MMIO store to precede a spinlock release.

isync forces all preceding instructions to appear to have completed before any subsequent instructions start execution. This means that the preceding instructions must have progressed far enough that any traps they might generate have either happened or are guaranteed not to happen, and that any side-effects of these instructions (for example, page-table changes) are seen by the subsequent instructions.

Unfortunately, none of these instructions line up exactly with Linux's wmb() primitive, which requires all stores to be ordered, but does not require the other high-overhead actions of the sync instruction. But there is no choice: ppc64 versions of wmb() and mb() are defined to be the heavyweight sync instruction. However, Linux's smp\_wmb() instruction is never used for MMIO (since a driver must carefully order MMIOs in UP as well as SMP kernels, after all), so it is defined to be the lighter weight eieio or lwsync instruction [MDR16b]. This instruction may well be unique in having a five-vowel mnemonic. The smp\_mb() instruction is also defined to be the sync instruction, but both smp\_rmb() and rmb() are defined to be the lighter-weight lwsync instruction.

POWER features "cumulativity", which can be used to obtain transitivity. When used properly, any code see-

ing the results of an earlier code fragment will also see the accesses that this earlier code fragment itself saw. Much more detail is available from McKenney and Silvera [MS09].

POWER respects control dependencies in much the same way that ARM does, with the exception that the POWER isync instruction is substituted for the ARM ISB instruction.

Like ARMv8, POWER requires smp\_mb\_\_after\_spinlock() to be a full memory barrier. In addition, POWER is the only architecture requiring smp\_mb\_\_after\_unlock\_lock() to be a full memory barrier. In both cases, this is because of the weak ordering properties of POWER's locking primitives, due to the use of the lwsync instruction to provide ordering for both acquisition and release.

Many members of the POWER architecture have incoherent instruction caches, so that a store to memory will not necessarily be reflected in the instruction cache. Thankfully, few people write self-modifying code these days, but JITs and compilers do it all the time. Furthermore, recompiling a recently run program looks just like self-modifying code from the CPU's viewpoint. The icbi instruction (instruction cache block invalidate) invalidates a specified cache line from the instruction cache, and may be used in these situations.

### 15.4.7 SPARC TSO

Although SPARC's TSO (total-store order) is used by both Linux and Solaris, the architecture also defines PSO (partial store order) and RMO (relaxed-memory order). Any program that runs in RMO will also run in either PSO or TSO, and similarly, a program that runs in PSO will also run in TSO. Moving a shared-memory parallel program in the other direction may require careful insertion of memory barriers.

Although SPARC's PSO and RMO modes are not used much these days, they did give rise to a very flexible memory-barrier instruction [SPA94] that permits finegrained control of ordering:

StoreStore orders preceding stores before subsequent stores. (This option is used by the Linux smp\_wmb() primitive.)

LoadStore orders preceding loads before subsequent stores.

**StoreLoad** orders preceding stores before subsequent loads.

LoadLoad orders preceding loads before subsequent loads. (This option is used by the Linux smp\_rmb() primitive.)

Sync fully completes all preceding operations before starting any subsequent operations.

MemIssue completes preceding memory operations before subsequent memory operations, important for some instances of memory-mapped I/O.

Lookaside does the same as MemIssue, but only applies to preceding stores and subsequent loads, and even then only for stores and loads that access the same memory location.

So, why is "membar #MemIssue" needed? Because a "membar #StoreLoad" could permit a subsequent load to get its value from a store buffer, which would be disastrous if the write was to an MMIO register that induced side effects on the value to be read. In contrast, "membar #MemIssue" would wait until the store buffers were flushed before permitting the loads to execute, thereby ensuring that the load actually gets its value from the MMIO register. Drivers could instead use "membar #Sync", but the lighter-weight "membar #MemIssue" is preferred in cases where the additional function of the more-expensive "membar #Sync" are not required.

The "membar #Lookaside" is a lighter-weight version of "membar #MemIssue", which is useful when writing to a given MMIO register affects the value that will next be read from that register. However, the heavier-weight "membar #MemIssue" must be used when a write to a given MMIO register affects the value that will next be read from *some other* MMIO register.

SPARC requires a flush instruction be used between the time that an instruction is stored and executed [SPA94]. This is needed to flush any prior value for that location from the SPARC's instruction cache. Note that flush takes an address, and will flush only that address from the instruction cache. On SMP systems, all CPUs' caches are flushed, but there is no convenient way to determine when the off-CPU flushes complete, though there is a reference to an implementation note.

But again, the Linux kernel runs SPARC in TSO mode, so all of the above membar variants are strictly of historical interest. In particular, the smp\_mb() primitive only needs to use #StoreLoad because the other three reorderings are prohibited by TSO.

### 15.4.8 x86

Historically, the x86 CPUs provided "process ordering" so that all CPUs agreed on the order of a given CPU's writes to memory. This allowed the smp\_wmb() primitive to be a no-op for the CPU [Int04b]. Of course, a compiler directive was also required to prevent optimizations that would reorder across the smp\_wmb() primitive. In ancient times, certain x86 CPUs gave no ordering guarantees for loads, so the smp\_mb() and smp\_rmb() primitives expanded to lock; addl. This atomic instruction acts as a barrier to both loads and stores.

But those were ancient times. More recently, Intel has published a memory model for x86 [Int07]. It turns out that Intel's modern CPUs enforce tighter ordering than was claimed in the previous specifications, so this model is in effect simply mandating this modern behavior. Even more recently, Intel published an updated memory model for x86 [Int11, Section 8.2], which mandates a total global order for stores, although individual CPUs are still permitted to see their own stores as having happened earlier than this total global order would indicate. This exception to the total ordering is needed to allow important hardware optimizations involving store buffers. In addition, x86 provides other-multicopy atomicity, for example, so that if CPU 0 sees a store by CPU 1, then CPU 0 is guaranteed to see all stores that CPU 1 saw prior to its store. Software may use atomic operations to override these hardware optimizations, which is one reason that atomic operations tend to be more expensive than their non-atomic counterparts.

It is also important to note that atomic instructions operating on a given memory location should all be of the same size [Int11, Section 8.1.2.2]. For example, if you write a program where one CPU atomically increments a byte while another CPU executes a 4-byte atomic increment on that same location, you are on your own.

However, note that some SSE instructions are weakly ordered (clflush and non-temporal move instructions [Int04a]). Code that uses these non-temporal move instructions can also use mfence for smp\_mb(), lfence for smp\_rmb(), and sfence for smp\_wmb().

A few older variants of the x86 CPU have a mode bit that enables out-of-order stores, and for these CPUs, smp\_wmb() must also be defined to be lock; addl.

Although newer x86 implementations accommodate self-modifying code without any special instructions, to be fully compatible with past and potential future x86 implementations, a given CPU must execute a jump instruction or a serializing instruction (e.g., cpuid) between

modifying the code and executing it [Int11, Section 8.1.3].

### **15.4.9 z** Systems

The z Systems machines make up the IBM mainframe family, previously known as the 360, 370, 390 and zSeries [Int04c]. Parallelism came late to z Systems, but given that these mainframes first shipped in the mid 1960s, this is not saying much. The "bcr 15,0" instruction is used for the Linux smp\_mb() primitives, but compiler constraints suffices for both the smp\_rmb() and smp\_wmb() primitives. It also has strong memory-ordering semantics, as shown in Table 15.5. In particular, all CPUs will agree on the order of unrelated stores from different CPUs, that is, z Systems is fully multicopy atomic.

As with most CPUs, the z Systems architecture does not guarantee a cache-coherent instruction stream, hence, self-modifying code must execute a serializing instruction between updating the instructions and executing them. That said, many actual z Systems machines do in fact accommodate self-modifying code without serializing instructions. The z Systems instruction set provides a large set of serializing instructions, including compare-and-swap, some types of branches (for example, the aforementioned "bcr 15,0" instruction), and test-and-set, among others.

# 15.5 Where is Memory Ordering Needed?

This section revisits Table 15.3 in light of the intervening discussion.

Memory-ordering operations are only required where there is a possibility of interaction involving at least two variables between at least two threads. As always, if a single-threaded program will provide sufficient performance, why bother with parallelism?<sup>15</sup> After all, avoiding parallelism also avoids the added cost of memory-ordering operations.

If all thread-to-thread communication in a given cycle use store-to-load links (that is, the next thread's load returning the value that the previous thread stored), minimal ordering suffices, as illustrated by Listings 15.12 and 15.13. Minimal ordering includes dependencies, acquires, and all stronger ordering operations.

If all but one of the links in a given cycle is a store-toload link, it is sufficient to use release-acquire pairs for each of those store-to-load links, as illustrated by Listings 15.23 and 15.24. You can replace a given acquire with a a dependency in environments permitting this, keeping in mind that the C11 standard's memory model does not permit this. Note also that a dependency leading to a load must be headed by a lockless\_dereference() or an rcu\_dereference(): READ\_ONCE() is not sufficient. Never forget to carefully review Sections 15.3.2 and 15.3.3, because a dependency broken by your compiler is no help at all! The two threads sharing the sole non-store-to-load link can usually substitute WRITE\_ ONCE() plus smp\_wmb() for smp\_store\_release() on the one hand, and READ\_ONCE() plus smp\_rmb() for smp\_load\_acquire() on the other.

If a given cycle contains two or more non-store-to-load links (that is, a total of two or more load-to-store and store-to-store links), you will need at least one full barrier between each pair of non-store-to-load links in that cycle, as illustrated by Listing 15.19 as well as in the answer to Quick Quiz 15.23. Full barriers include smp\_mb(), successful full-strength non-void atomic RMW operations, and other atomic RMW operations in conjunction with either smp\_mb\_\_before\_atomic() or smp\_mb\_\_after\_atomic(). Any of RCU's grace-period-wait primitives (synchronize\_rcu() and friends) also act as full barriers, but at even greater expense than smp\_mb(). With strength comes expense, though the overhead of full barriers usually hurts performance more than it hurts scalability.

Note that these are the *minimum* guarantees. Different architectures may give more substantial guarantees, as discussed in Section 15.4, but they may *not* be relied upon outside of code specifically designed to run only on the corresponding architecture.

One final word of advice: Again, use of raw memoryordering primitives is a last resort. It is almost always better to use existing primitives, such as locking or RCU, that take care of memory ordering for you.

<sup>15</sup> Hobbyists and researchers should of course feel free to ignore this and other cautions.

# **Chapter 16**

# Ease of Use

Creating a perfect API is like committing the perfect crime. There are at least fifty things that can go wrong, and if you are a genius, you might be able to anticipate twenty-five of them.

With apologies to any Kathleen Turner fans who might still be alive.

## 16.1 What is Easy?

"Easy" is a relative term. For example, many people would consider a 15-hour airplane flight to be a bit of an ordeal—unless they stopped to consider alternative modes of transportation, especially swimming. This means that creating an easy-to-use API requires that you know quite a bit about your intended users.

The following question illustrates this point: "Given a randomly chosen person among everyone alive today, what one change would improve his or her life?"

There is no single change that would be guaranteed to help everyone's life. After all, there is an extremely wide range of people, with a correspondingly wide range of needs, wants, desires, and aspirations. A starving person might need food, but additional food might well hasten the death of a morbidly obese person. The high level of excitement so fervently desired by many young people might well be fatal to someone recovering from a heart attack. Information critical to the success of one person might contribute to the failure of someone suffering from information overload. In short, if you are working on a software project that is intended to help someone you know nothing about, you should not be surprised when that someone is less than impressed with your efforts.

If you really want to help a given group of people, there is simply no substitute for working closely with them over an extended period of time. Nevertheless, there are some simple things that you can do to increase the odds of your users being happy with your software, and some of these things are covered in the next section.

# 16.2 Rusty Scale for API Design

This section is adapted from portions of Rusty Russell's 2003 Ottawa Linux Symposium keynote address [Rus03,

Slides 39-57]. Rusty's key point is that the goal should not be merely to make an API easy to use, but rather to make the API hard to misuse. To that end, Rusty proposed his "Rusty Scale" in decreasing order of this important hard-to-misuse property.

The following list attempts to generalize the Rusty Scale beyond the Linux kernel:

- 1. It is impossible to get wrong. Although this is the standard to which all API designers should strive, only the mythical dwim()<sup>1</sup> command manages to come close.
- 2. The compiler or linker won't let you get it wrong.
- The compiler or linker will warn you if you get it wrong.
- 4. The simplest use is the correct one.
- 5. The name tells you how to use it.
- 6. Do it right or it will always break at runtime.
- 7. Follow common convention and you will get it right. The malloc() library function is a good example. Although it is easy to get memory allocation wrong, a great many projects do manage to get it right, at least most of the time. Using malloc() in conjunction with Valgrind [The11] moves malloc() almost up to the "do it right or it will always break at runtime" point on the scale.
- 8. Read the documentation and you will get it right.
- 9. Read the implementation and you will get it right.


<sup>&</sup>lt;sup>1</sup> The dwim() function is an acronym that expands to "do what I mean".

- 10. Read the right mailing-list archive and you will get it right.
- 11. Read the right mailing-list archive and you will get it wrong.
- 12. Read the implementation and you will get it wrong. The original non-CONFIG\_PREEMPT implementation of rcu\_read\_lock() [McK07a] is an infamous example of this point on the scale.
- 13. Read the documentation and you will get it wrong. For example, the DEC Alpha wmb instruction's documentation [Cor02] fooled a number of developers into thinking that that this instruction had much stronger memory-order semantics than it actually does. Later documentation clarified this point [Com01, Pug00], moving the wmb instruction up to the "read the documentation and you will get it right" point on the scale.
- 14. Follow common convention and you will get it wrong. The printf() statement is an example of this point on the scale because developers almost always fail to check printf()'s error return.
- 15. Do it right and it will break at runtime.
- 16. The name tells you how not to use it.
- 17. The obvious use is wrong. The Linux kernel smp\_mb() function is an example of this point on the scale. Many developers assume that this function has much stronger ordering semantics than it possesses. Chapter 15 contains the information needed to avoid this mistake, as does the Linux-kernel source tree's Documentation directory.
- 18. The compiler or linker will warn you if you get it right.
- 19. The compiler or linker won't let you get it right.
- 20. It is impossible to get right. The gets() function is a famous example of this point on the scale. In fact, gets() can perhaps best be described as an unconditional buffer-overflow security hole.

# **16.3** Shaving the Mandelbrot Set

The set of useful programs resembles the Mandelbrot set (shown in Figure 16.1) in that it does not have a clear-cut

smooth boundary—if it did, the halting problem would be solvable. But we need APIs that real people can use, not ones that require a Ph.D. dissertation be completed for each and every potential use. So, we "shave the Mandelbrot set",<sup>2</sup> restricting the use of the API to an easily described subset of the full set of potential uses.



**Figure 16.1:** Mandelbrot Set (Courtesy of Wikipedia)

Such shaving may seem counterproductive. After all, if an algorithm works, why shouldn't it be used?

To see why at least some shaving is absolutely necessary, consider a locking design that avoids deadlock, but in perhaps the worst possible way. This design uses a circular doubly linked list, which contains one element for each thread in the system along with a header element. When a new thread is spawned, the parent thread must insert a new element into this list, which requires some sort of synchronization.

One way to protect the list is to use a global lock. However, this might be a bottleneck if threads were being created and deleted frequently.<sup>3</sup> Another approach would be to use a hash table and to lock the individual hash buckets, but this can perform poorly when scanning the list in order.

A third approach is to lock the individual list elements, and to require the locks for both the predecessor and successor to be held during the insertion. Since both locks must be acquired, we need to decide which order to acquire them in. Two conventional approaches would be to acquire the locks in address order, or to acquire them in the order that they appear in the list, so that the header

<sup>&</sup>lt;sup>2</sup> Due to Josh Triplett.

<sup>&</sup>lt;sup>3</sup> Those of you with strong operating-system backgrounds, please suspend disbelief. If you are unable to suspend disbelief, send us a better example.

is always acquired first when it is one of the two elements being locked. However, both of these methods require special checks and branches.

The to-be-shaven solution is to unconditionally acquire the locks in list order. But what about deadlock?

Deadlock cannot occur.

To see this, number the elements in the list starting with zero for the header up to N for the last element in the list (the one preceding the header, given that the list is circular). Similarly, number the threads from zero to N-1. If each thread attempts to lock some consecutive pair of elements, at least one of the threads is guaranteed to be able to acquire both locks.

Why?

Because there are not enough threads to reach all the way around the list. Suppose thread 0 acquires element 0's lock. To be blocked, some other thread must have already acquired element 1's lock, so let us assume that thread 1 has done so. Similarly, for thread 1 to be blocked, some other thread must have acquired element 2's lock, and so on, up through thread N-1, who acquires element N-1's lock. For thread N-1 to be blocked, some other thread must have acquired element N's lock. But there are no more threads, and so thread N-1 cannot be blocked. Therefore, deadlock cannot occur.

So why should we prohibit use of this delightful little algorithm?

The fact is that if you *really* want to use it, we cannot stop you. We *can*, however, recommend against such code being included in any project that we care about.

But, before you use this algorithm, please think through the following Quick Quiz.

**Quick Quiz 16.1:** Can a similar algorithm be used when deleting elements? ■

The fact is that this algorithm is extremely specialized (it only works on certain sized lists), and also quite fragile. Any bug that accidentally failed to add a node to the list could result in deadlock. In fact, simply adding the node a bit too late could result in deadlock.

In addition, the other algorithms described above are "good and sufficient". For example, simply acquiring the locks in address order is fairly simple and quick, while allowing the use of lists of any size. Just be careful of the special cases presented by empty lists and lists containing only one element!

Quick Quiz 16.2: Yetch! What ever possessed someone to come up with an algorithm that deserves to be shaved as much as this one does??? ■

In summary, we do not use algorithms simply because

they happen to work. We instead restrict ourselves to algorithms that are useful enough to make it worthwhile learning about them. The more difficult and complex the algorithm, the more generally useful it must be in order for the pain of learning it and fixing its bugs to be worthwhile.

**Quick Quiz 16.3:** Give an exception to this rule.

Exceptions aside, we must continue to shave the software "Mandelbrot set" so that our programs remain maintainable, as shown in Figure 16.2.




Figure 16.2: Shaving the Mandelbrot Set

# **Chapter 17**

Niels Bohr

# **Conflicting Visions of the Future**

This chapter presents some conflicting visions of the future of parallel programming. It is not clear which of these will come to pass, in fact, it is not clear that any of them will. They are nevertheless important because each vision has its devoted adherents, and if enough people believe in something fervently enough, you will need to deal with at least the shadow of that thing's existence in the form of its influence on the thoughts, words, and deeds of its adherents. Besides which, it is entirely possible that one or more of these visions will actually come to pass. But most are bogus. Tell which is which and you'll be rich [Spi77]!

Therefore, the following sections give an overview of transactional memory, hardware transactional memory, parallel functional programming, and quantum computing. But first, a cautionary tale on prognostication taken from the early 2000s.

# 17.1 The Future of CPU Technology Ain't What it Used to Be

Years past always seem so simple and innocent when viewed through the lens of many years of experience. And the early 2000s were for the most part innocent of the impending failure of Moore's Law to continue delivering the then-traditional increases in CPU clock frequency. Oh, there were the occasional warnings about the limits of technology, but such warnings had been sounded for decades. With that in mind, consider the following scenarios:

- 1. Uniprocessor Über Alles (Figure 17.1),
- 2. Multithreaded Mania (Figure 17.2),
- 3. More of the Same (Figure 17.3), and




Figure 17.1: Uniprocessor Über Alles

4. Crash Dummies Slamming into the Memory Wall (Figure 17.4).

Each of these scenarios are covered in the following sections.

# 17.1.1 Uniprocessor Über Alles

As was said in 2004 [McK04]:

In this scenario, the combination of Moore's-Law increases in CPU clock rate and continued progress in horizontally scaled computing render SMP systems irrelevant. This scenario is therefore dubbed "Uniprocessor Über Alles", literally, uniprocessors above all else.




Figure 17.2: Multithreaded Mania

These uniprocessor systems would be subject only to instruction overhead, since memory barriers, cache thrashing, and contention do not affect single-CPU systems. In this scenario, RCU is useful only for niche applications, such as interacting with NMIs. It is not clear that an operating system lacking RCU would see the need to adopt it, although operating systems that already implement RCU might continue to do so


However, recent progress with multithreaded CPUs seems to indicate that this scenario is quite unlikely.

Unlikely indeed! But the larger software community was reluctant to accept the fact that they would need to embrace parallelism, and so it was some time before this community concluded that the "free lunch" of Moore's-Law-induced CPU core-clock frequency increases was well and truly finished. Never forget: belief is an emotion, not necessarily the result of a rational technical thought process!

### 17.1.2 Multithreaded Mania

Also from 2004 [McK04]:


A less-extreme variant of Uniprocessor Über Alles features uniprocessors with hardware multithreading, and in fact multithreaded CPUs are



**Figure 17.3:** More of the Same

now standard for many desktop and laptop computer systems. The most aggressively multithreaded CPUs share all levels of cache hierarchy, thereby eliminating CPU-to-CPU memory latency, in turn greatly reducing the performance penalty for traditional synchronization mechanisms. However, a multithreaded CPU would still incur overhead due to contention and to pipeline stalls caused by memory barriers. Furthermore, because all hardware threads share all levels of cache, the cache available to a given hardware thread is a fraction of what it would be on an equivalent single-threaded CPU, which can degrade performance for applications with large cache footprints. There is also some possibility that the restricted amount of cache available will cause RCU-based algorithms to incur performance penalties due to their grace-period-induced additional memory consumption. Investigating this possibility is future work.

However, in order to avoid such performance degradation, a number of multithreaded CPUs and multi-CPU chips partition at least some of the levels of cache on a per-hardware-thread



**Figure 17.4:** Crash Dummies Slamming into the Memory Wall

basis. This increases the amount of cache available to each hardware thread, but re-introduces memory latency for cachelines that are passed from one hardware thread to another.

And we all know how this story has played out, with multiple multi-threaded cores on a single die plugged into a single socket. The question then becomes whether or not future shared-memory systems will always fit into a single socket.


### 17.1.3 More of the Same

Again from 2004 [McK04]:

The More-of-the-Same scenario assumes that the memory-latency ratios will remain roughly where they are today.

This scenario actually represents a change, since to have more of the same, interconnect performance must begin keeping up with the Moore's-Law increases in core CPU performance. In this scenario, overhead due to pipeline stalls, memory latency, and contention remains significant, and RCU retains the high level of applicability that it enjoys today.


And the change has been the ever-increasing levels of integration that Moore's Law is still providing. But longer term, which will it be? More CPUs per die? Or more I/O, cache, and memory?




**Figure 17.5:** Instructions per Local Memory Reference for Sequent Computers

Servers seem to be choosing the former, while embedded systems on a chip (SoCs) continue choosing the latter.

# 17.1.4 Crash Dummies Slamming into the Memory Wall



**Figure 17.6:** Breakevens vs. r,  $\lambda$  Large, Four CPUs



**Figure 17.7:** Breakevens vs. r,  $\lambda$  Small, Four CPUs

And one more quote from 2004 [McK04]:

If the memory-latency trends shown in Figure 17.5 continue, then memory latency will continue to grow relative to instructionexecution overhead. Systems such as Linux that have significant use of RCU will find additional use of RCU to be profitable, as shown in Figure 17.6 As can be seen in this figure, if RCU is heavily used, increasing memory-latency ratios give RCU an increasing advantage over other synchronization mechanisms. In contrast, systems with minor use of RCU will require increasingly high degrees of read intensity for use of RCU to pay off, as shown in Figure 17.7. As can be seen in this figure, if RCU is lightly used, increasing memory-latency ratios put RCU at an increasing disadvantage compared to other synchronization mechanisms. Since Linux has been observed with over 1,600 callbacks per grace period under heavy load [SM04], it seems safe to say that Linux falls into the former category.

On the one hand, this passage failed to anticipate the cache-warmth issues that RCU can suffer from in workloads with significant update intensity, in part because it seemed unlikely that RCU would really be used for such workloads. In the event, the SLAB\_DESTROY\_BY\_RCU has been pressed into service in a number of instances where these cache-warmth issues would otherwise be problematic, as has sequence locking. On the other hand, this

passage also failed to anticipate that RCU would be used to reduce scheduling latency or for security.

In short, beware of prognostications, including those in the remainder of this chapter.

## 17.2 Transactional Memory

The idea of using transactions outside of databases goes back many decades [Lom77], with the key difference between database and non-database transactions being that non-database transactions drop the "D" in the "ACID" properties defining database transactions. The idea of supporting memory-based transactions, or "transactional memory" (TM), in hardware is more recent [HM93], but unfortunately, support for such transactions in commodity hardware was not immediately forthcoming, despite other somewhat similar proposals being put forward [SSHT93]. Not long after, Shavit and Touitou proposed a softwareonly implementation of transactional memory (STM) that was capable of running on commodity hardware, give or take memory-ordering issues. This proposal languished for many years, perhaps due to the fact that the research community's attention was absorbed by non-blocking synchronization (see Section 14.2).

But by the turn of the century, TM started receiving more attention [MT01, RG01], and by the middle of the decade, the level of interest can only be termed "incandescent" [Her05, Gro07], despite a few voices of caution [BLM05, MMW07].

The basic idea behind TM is to execute a section of code atomically, so that other threads see no intermediate state. As such, the semantics of TM could be implemented by simply replacing each transaction with a recursively acquirable global lock acquisition and release, albeit with abysmal performance and scalability. Much of the complexity inherent in TM implementations, whether hardware or software, is efficiently detecting when concurrent transactions can safely run in parallel. Because this detection is done dynamically, conflicting transactions can be aborted or "rolled back", and in some implementations, this failure mode is visible to the programmer.

Because transaction roll-back is increasingly unlikely as transaction size decreases, TM might become quite attractive for small memory-based operations, such as linked-list manipulations used for stacks, queues, hash tables, and search trees. However, it is currently much more difficult to make the case for large transactions, particularly those containing non-memory operations such as I/O and process creation. The following sections look

at current challenges to the grand vision of "Transactional Memory Everywhere" [McK09b]. Section 17.2.1 examines the challenges faced interacting with the outside world, Section 17.2.2 looks at interactions with process modification primitives, Section 17.2.3 explores interactions with other synchronization primitives, and finally Section 17.2.4 closes with some discussion.

### 17.2.1 Outside World

In the words of Donald Knuth:

Many computer users feel that input and output are not actually part of "real programming," they are merely things that (unfortunately) must be done in order to get information in and out of the machine.

Whether we believe that input and output are "real programming" or not, the fact is that for most computer systems, interaction with the outside world is a first-class requirement. This section therefore critiques transactional memory's ability to so interact, whether via I/O operations, time delays, or persistent storage.

### **17.2.1.1 I/O Operations**

One can execute I/O operations within a lock-based critical section, and, at least in principle, from within a userspace-RCU read-side critical section. What happens when you attempt to execute an I/O operation from within a transaction?

The underlying problem is that transactions may be rolled back, for example, due to conflicts. Roughly speaking, this requires that all operations within any given transaction be revocable, so that executing the operation twice has the same effect as executing it once. Unfortunately, I/O is in general the prototypical irrevocable operation, making it difficult to include general I/O operations in transactions. In fact, general I/O is irrevocable: Once you have pushed the button launching the nuclear warheads, there is no turning back.

Here are some options for handling of I/O within transactions:

 Restrict I/O within transactions to buffered I/O with in-memory buffers. These buffers may then be included in the transaction in the same way that any other memory location might be included. This seems to be the mechanism of choice, and it does work well in many common cases of situations such as stream I/O and mass-storage I/O. However, special handling is required in cases where multiple record-oriented output streams are merged onto a single file from multiple processes, as might be done using the "a+" option to fopen() or the O\_APPEND flag to open(). In addition, as will be seen in the next section, common networking operations cannot be handled via buffering.

- Prohibit I/O within transactions, so that any attempt to execute an I/O operation aborts the enclosing transaction (and perhaps multiple nested transactions). This approach seems to be the conventional TM approach for unbuffered I/O, but requires that TM interoperate with other synchronization primitives that do tolerate I/O.
- 3. Prohibit I/O within transactions, but enlist the compiler's aid in enforcing this prohibition.
- 4. Permit only one special *irrevocable* transaction [SMS08] to proceed at any given time, thus allowing irrevocable transactions to contain I/O operations.<sup>1</sup> This works in general, but severely limits the scalability and performance of I/O operations. Given that scalability and performance is a first-class goal of parallelism, this approach's generality seems a bit self-limiting. Worse yet, use of irrevocability to tolerate I/O operations seems to prohibit use of manual transaction-abort operations.<sup>2</sup> Finally, if there is an irrevocable transaction manipulating a given data item, any other transaction manipulating that same data item cannot have non-blocking semantics.
- 5. Create new hardware and protocols such that I/O operations can be pulled into the transactional substrate. In the case of input operations, the hardware would need to correctly predict the result of the operation, and to abort the transaction if the prediction failed.

I/O operations are a well-known weakness of TM, and it is not clear that the problem of supporting I/O in transactions has a reasonable general solution, at least if "reasonable" is to include usable performance and scalability. Nevertheless, continued time and attention to this problem will likely produce additional progress.

 $<sup>^{\</sup>rm 1}$  In earlier literature, irrevocable transactions are termed  $\it inevitable$  transactions.

<sup>&</sup>lt;sup>2</sup> This difficulty was pointed out by Michael Factor.

### 17.2.1.2 RPC Operations

One can execute RPCs within a lock-based critical section, as well as from within a userspace-RCU read-side critical section. What happens when you attempt to execute an RPC from within a transaction?

If both the RPC request and its response are to be contained within the transaction, and if some part of the transaction depends on the result returned by the response, then it is not possible to use the memory-buffer tricks that can be used in the case of buffered I/O. Any attempt to take this buffering approach would deadlock the transaction, as the request could not be transmitted until the transaction was guaranteed to succeed, but the transaction's success might not be knowable until after the response is received, as is the case in the following example:

```
1 begin_trans();
2 rpc_request();
3 i = rpc_response();
4 a[i]++;
5 end_trans();
```

The transaction's memory footprint cannot be determined until after the RPC response is received, and until the transaction's memory footprint can be determined, it is impossible to determine whether the transaction can be allowed to commit. The only action consistent with transactional semantics is therefore to unconditionally abort the transaction, which is, to say the least, unhelpful.

Here are some options available to TM:

- Prohibit RPC within transactions, so that any attempt to execute an RPC operation aborts the enclosing transaction (and perhaps multiple nested transactions). Alternatively, enlist the compiler to enforce RPC-free transactions. This approach does work, but will require TM to interact with other synchronization primitives.
- 2. Permit only one special irrevocable transaction [SMS08] to proceed at any given time, thus allowing irrevocable transactions to contain RPC operations. This works in general, but severely limits the scalability and performance of RPC operations. Given that scalability and performance is a first-class goal of parallelism, this approach's generality seems a bit self-limiting. Furthermore, use of irrevocable transactions to permit RPC operations rules out manual transaction-abort operations once the RPC operation has started. Finally, if there is an irrevocable transaction manipulating a given data item, any

- other transaction manipulating that same data item cannot have non-blocking semantics.
- 3. Identify special cases where the success of the transaction may be determined before the RPC response is received, and automatically convert these to irrevocable transactions immediately before sending the RPC request. Of course, if several concurrent transactions attempt RPC calls in this manner, it might be necessary to roll all but one of them back, with consequent degradation of performance and scalability. This approach nevertheless might be valuable given long-running transactions ending with an RPC. This approach still has problems with manual transactionabort operations.
- 4. Identify special cases where the RPC response may be moved out of the transaction, and then proceed using techniques similar to those used for buffered I/O.
- 5. Extend the transactional substrate to include the RPC server as well as its client. This is in theory possible, as has been demonstrated by distributed databases. However, it is unclear whether the requisite performance and scalability requirements can be met by distributed-database techniques, given that memory-based TM cannot hide such latencies behind those of slow disk drives. Of course, given the advent of solid-state disks, it is also unclear how much longer databases will be permitted to hide their latencies behind those of disks drives.

As noted in the prior section, I/O is a known weakness of TM, and RPC is simply an especially problematic case of I/O.

### **17.2.1.3** Time Delays

An important special case of interaction with extratransactional accesses involves explicit time delays within a transaction. Of course, the idea of a time delay within a transaction flies in the face of TM's atomicity property, but one can argue that this sort of thing is what weak atomicity is all about. Furthermore, correct interaction with memory-mapped I/O sometimes requires carefully controlled timing, and applications often use time delays for varied purposes.

So, what can TM do about time delays within transactions?

- Ignore time delays within transactions. This has an appearance of elegance, but like too many other "elegant" solutions, fails to survive first contact with legacy code. Such code, which might well have important time delays in critical sections, would fail upon being transactionalized.
- 2. Abort transactions upon encountering a time-delay operation. This is attractive, but it is unfortunately not always possible to automatically detect a time-delay operation. Is that tight loop computing something important, or is it instead waiting for time to elapse?
- 3. Enlist the compiler to prohibit time delays within transactions.
- Let the time delays execute normally. Unfortunately, some TM implementations publish modifications only at commit time, which would in many cases defeat the purpose of the time delay.

It is not clear that there is a single correct answer. TM implementations featuring weak atomicity that publish changes immediately within the transaction (rolling these changes back upon abort) might be reasonably well served by the last alternative. Even in this case, the code (or possibly even hardware) at the other end of the transaction may require a substantial redesign to tolerate aborted transactions. This need for redesign would make it more difficult to apply transactional memory to legacy code.

### 17.2.1.4 Persistence

There are many different types of locking primitives. One interesting distinction is persistence, in other words, whether the lock can exist independently of the address space of the process using the lock.

Non-persistent locks include pthread\_mutex\_lock(), pthread\_rwlock\_rdlock(), and most kernel-level locking primitives. If the memory locations instantiating a non-persistent lock's data structures disappear, so does the lock. For typical use of pthread\_mutex\_lock(), this means that when the process exits, all of its locks vanish. This property can be exploited in order to trivialize lock cleanup at program shutdown time, but makes it more difficult for unrelated applications to share locks, as such sharing requires the applications to share memory.

Persistent locks help avoid the need to share memory among unrelated applications. Persistent locking APIs

include the flock family, lockf(), System V semaphores, or the O\_CREAT flag to open(). These persistent APIs can be used to protect large-scale operations spanning runs of multiple applications, and, in the case of O\_CREAT even surviving operating-system reboot. If need be, locks can even span multiple computer systems via distributed lock managers and distributed filesystems—and persist across reboots of any or all of these computer systems.

Persistent locks can be used by any application, including applications written using multiple languages and software environments. In fact, a persistent lock might well be acquired by an application written in C and released by an application written in Python.

How could a similar persistent functionality be provided for TM?

- Restrict persistent transactions to special-purpose environments designed to support them, for example, SQL. This clearly works, given the decades-long history of database systems, but does not provide the same degree of flexibility provided by persistent locks.
- Use snapshot facilities provided by some storage devices and/or filesystems. Unfortunately, this does not handle network communication, nor does it handle I/O to devices that do not provide snapshot capabilities, for example, memory sticks.
- 3. Build a time machine.

Of course, the fact that it is called transactional *memory* should give us pause, as the name itself conflicts with the concept of a persistent transaction. It is nevertheless worthwhile to consider this possibility as an important test case probing the inherent limitations of transactional memory.

### 17.2.2 Process Modification

Processes are not eternal: They are created and destroyed, their memory mappings are modified, they are linked to dynamic libraries, and they are debugged. These sections look at how transactional memory can handle an everchanging execution environment.

### 17.2.2.1 Multithreaded Transactions

It is perfectly legal to create processes and threads while holding a lock or, for that matter, from within a userspace-RCU read-side critical section. Not only is it legal, but it is quite simple, as can be seen from the following code fragment:

```
1 pthread_mutex_lock(...);
2 for (i = 0; i < ncpus; i++)
3   pthread_create(&tid[i], ...);
4 for (i = 0; i < ncpus; i++)
5   pthread_join(tid[i], ...);
6 pthread_mutex_unlock(...);</pre>
```

This pseudo-code fragment uses pthread\_create() to spawn one thread per CPU, then uses pthread\_join() to wait for each to complete, all under the protection of pthread\_mutex\_lock(). The effect is to execute a lock-based critical section in parallel, and one could obtain a similar effect using fork() and wait(). Of course, the critical section would need to be quite large to justify the thread-spawning overhead, but there are many examples of large critical sections in production software.

What might TM do about thread spawning within a transaction?

- Declare pthread\_create() to be illegal within transactions, resulting in transaction abort (preferred) or undefined behavior. Alternatively, enlist the compiler to enforce pthread\_create()-free transactions.
- Permit pthread\_create() to be executed within a transaction, but only the parent thread will be considered to be part of the transaction. This approach seems to be reasonably compatible with existing and posited TM implementations, but seems to be a trap for the unwary. This approach raises further questions, such as how to handle conflicting child-thread accesses.
- 3. Convert the pthread\_create()s to function calls. This approach is also an attractive nuisance, as it does not handle the not-uncommon cases where the child threads communicate with one another. In addition, it does not permit parallel execution of the body of the transaction.
- 4. Extend the transaction to cover the parent and all child threads. This approach raises interesting questions about the nature of conflicting accesses, given that the parent and children are presumably permitted to conflict with each other, but not with other threads. It also raises interesting questions as to what should happen if the parent thread does not

wait for its children before committing the transaction. Even more interesting, what happens if the parent conditionally executes pthread\_join() based on the values of variables participating in the transaction? The answers to these questions are reasonably straightforward in the case of locking. The answers for TM are left as an exercise for the reader.

Given that parallel execution of transactions is commonplace in the database world, it is perhaps surprising that current TM proposals do not provide for it. On the other hand, the example above is a fairly sophisticated use of locking that is not normally found in simple textbook examples, so perhaps its omission is to be expected. That said, there are rumors that some TM researchers are investigating fork/join parallelism within transactions, so perhaps this topic will soon be addressed more thoroughly.

### 17.2.2.2 The exec() System Call

One can execute an exec() system call while holding a lock, and also from within an userspace-RCU read-side critical section. The exact semantics depends on the type of primitive.

In the case of non-persistent primitives (including pthread\_mutex\_lock(), pthread\_rwlock\_rdlock(), and userspace RCU), if the exec() succeeds, the whole address space vanishes, along with any locks being held. Of course, if the exec() fails, the address space still lives, so any associated locks would also still live. A bit strange perhaps, but reasonably well defined.

On the other hand, persistent primitives (including the flock family, lockf(), System V semaphores, and the O\_CREAT flag to open()) would survive regardless of whether the exec() succeeded or failed, so that the exec()ed program might well release them.

Quick Quiz 17.1: What about non-persistent primitives represented by data structures in mmap() regions of memory? What happens when there is an exec() within a critical section of such a primitive? ■

What happens when you attempt to execute an exec() system call from within a transaction?

 Disallow exec() within transactions, so that the enclosing transactions abort upon encountering the exec(). This is well defined, but clearly requires non-TM synchronization primitives for use in conjunction with exec().

- 2. Disallow exec() within transactions, with the compiler enforcing this prohibition. There is a draft specification for TM in C++ that takes this approach, allowing functions to be decorated with the transaction\_safe and transaction\_unsafe attributes.<sup>3</sup> This approach has some advantages over aborting the transaction at runtime, but again requires non-TM synchronization primitives for use in conjunction with exec().
- 3. Treat the transaction in a manner similar to non-persistent Locking primitives, so that the transaction survives if exec() fails, and silently commits if the exec() succeeds. The case where some of the variables affected by the transaction reside in mmap()ed memory (and thus could survive a successful exec() system call) is left as an exercise for the reader.
- 4. Abort the transaction (and the exec() system call) if the exec() system call would have succeeded, but allow the transaction to continue if the exec() system call would fail. This is in some sense the "correct" approach, but it would require considerable work for a rather unsatisfying result.

The exec() system call is perhaps the strangest example of an obstacle to universal TM applicability, as it is not completely clear what approach makes sense, and some might argue that this is merely a reflection of the perils of interacting with execs in real life. That said, the two options prohibiting exec() within transactions are perhaps the most logical of the group.

Similar issues surround the exit() and kill() system calls.

### 17.2.2.3 Dynamic Linking and Loading

Both lock-based critical sections and userspace-RCU readside critical sections can legitimately contain code that invokes dynamically linked and loaded functions, including C/C++ shared libraries and Java class libraries. Of course, the code contained in these libraries is by definition unknowable at compile time. So, what happens if a dynamically loaded function is invoked within a transaction?

This question has two parts: (a) how do you dynamically link and load a function within a transaction and

(b) what do you do about the unknowable nature of the code within this function? To be fair, item (b) poses some challenges for locking and userspace-RCU as well, at least in theory. For example, the dynamically linked function might introduce a deadlock for locking or might (erroneously) introduce a quiescent state into a userspace-RCU read-side critical section. The difference is that while the class of operations permitted in locking and userspace-RCU critical sections is well-understood, there appears to still be considerable uncertainty in the case of TM. In fact, different implementations of TM seem to have different restrictions.

So what can TM do about dynamically linked and loaded library functions? Options for part (a), the actual loading of the code, include the following:

- Treat the dynamic linking and loading in a manner similar to a page fault, so that the function is loaded and linked, possibly aborting the transaction in the process. If the transaction is aborted, the retry will find the function already present, and the transaction can thus be expected to proceed normally.
- Disallow dynamic linking and loading of functions from within transactions.

Options for part (b), the inability to detect TM-unfriendly operations in a not-yet-loaded function, possibilities include the following:

- 1. Just execute the code: if there are any TM-unfriendly operations in the function, simply abort the transaction. Unfortunately, this approach makes it impossible for the compiler to determine whether a given group of transactions may be safely composed. One way to permit composability regardless is irrevocable transactions, however, current implementations permit only a single irrevocable transaction to proceed at any given time, which can severely limit performance and scalability. Irrevocable transactions also seem to rule out use of manual transaction-abort operations. Finally, if there is an irrevocable transaction manipulating a given data item, any other transaction manipulating that same data item cannot have non-blocking semantics.
- Decorate the function declarations indicating which functions are TM-friendly. These decorations can then be enforced by the compiler's type system. Of course, for many languages, this requires language extensions to be proposed, standardized, and

<sup>&</sup>lt;sup>3</sup> Thanks to Mark Moir for pointing me at this spec, and to Michael Wong for having pointed me at an earlier revision some time back.

implemented, with the corresponding time delays. That said, the standardization effort is already in progress [ATS09].

As above, disallow dynamic linking and loading of functions from within transactions.

I/O operations are of course a known weakness of TM, and dynamic linking and loading can be thought of as yet another special case of I/O. Nevertheless, the proponents of TM must either solve this problem, or resign themselves to a world where TM is but one tool of several in the parallel programmer's toolbox. (To be fair, a number of TM proponents have long since resigned themselves to a world containing more than just TM.)

### 17.2.2.4 Memory-Mapping Operations

It is perfectly legal to execute memory-mapping operations (including mmap(), shmat(), and munmap() [Gro01]) within a lock-based critical section, and, at least in principle, from within a userspace-RCU read-side critical section. What happens when you attempt to execute such an operation from within a transaction? More to the point, what happens if the memory region being remapped contains some variables participating in the current thread's transaction? And what if this memory region contains variables participating in some other thread's transaction?

It should not be necessary to consider cases where the TM system's metadata is remapped, given that most locking primitives do not define the outcome of remapping their lock variables.

Here are some memory-mapping options available to TM:

- Memory remapping is illegal within a transaction, and will result in all enclosing transactions being aborted. This does simplify things somewhat, but also requires that TM interoperate with synchronization primitives that do tolerate remapping from within their critical sections.
- Memory remapping is illegal within a transaction, and the compiler is enlisted to enforce this prohibition.
- Memory mapping is legal within a transaction, but aborts all other transactions having variables in the region mapped over.

- Memory mapping is legal within a transaction, but the mapping operation will fail if the region being mapped overlaps with the current transaction's footprint.
- 5. All memory-mapping operations, whether within or outside a transaction, check the region being mapped against the memory footprint of all transactions in the system. If there is overlap, then the memorymapping operation fails.
- 6. The effect of memory-mapping operations that overlap the memory footprint of any transaction in the system is determined by the TM conflict manager, which might dynamically determine whether to fail the memory-mapping operation or abort any conflicting transactions.

It is interesting to note that munmap() leaves the relevant region of memory unmapped, which could have additional interesting implications.<sup>4</sup>

### **17.2.2.5 Debugging**

The usual debugging operations such as breakpoints work normally within lock-based critical sections and from usespace-RCU read-side critical sections. However, in initial transactional-memory hardware implementations [DLMN09] an exception within a transaction will abort that transaction, which in turn means that breakpoints abort all enclosing transactions.

So how can transactions be debugged?

- 1. Use software emulation techniques within transactions containing breakpoints. Of course, it might be necessary to emulate all transactions any time a breakpoint is set within the scope of any transaction. If the runtime system is unable to determine whether or not a given breakpoint is within the scope of a transaction, then it might be necessary to emulate all transactions just to be on the safe side. However, this approach might impose significant overhead, which might in turn obscure the bug being pursued.
- 2. Use only hardware TM implementations that are capable of handling breakpoint exceptions. Unfortunately, as of this writing (September 2008), all such implementations are strictly research prototypes.

<sup>&</sup>lt;sup>4</sup> This difference between mapping and unmapping was noted by Josh Triplett.

- 3. Use only software TM implementations, which are (very roughly speaking) more tolerant of exceptions than are the simpler of the hardware TM implementations. Of course, software TM tends to have higher overhead than hardware TM, so this approach may not be acceptable in all situations.
- 4. Program more carefully, so as to avoid having bugs in the transactions in the first place. As soon as you figure out how to do this, please do let everyone know the secret!

There is some reason to believe that transactional memory will deliver productivity improvements compared to other synchronization mechanisms, but it does seem quite possible that these improvements could easily be lost if traditional debugging techniques cannot be applied to transactions. This seems especially true if transactional memory is to be used by novices on large transactions. In contrast, macho "top-gun" programmers might be able to dispense with such debugging aids, especially for small transactions.

Therefore, if transactional memory is to deliver on its productivity promises to novice programmers, the debugging problem does need to be solved.

#### 17.2.3 Synchronization

If transactional memory someday proves that it can be everything to everyone, it will not need to interact with any other synchronization mechanism. Until then, it will need to work with synchronization mechanisms that can do what it cannot, or that work more naturally in a given situation. The following sections outline the current challenges in this area.

#### 17.2.3.1 Locking

It is commonplace to acquire locks while holding other locks, which works quite well, at least as long as the usual well-known software-engineering techniques are employed to avoid deadlock. It is not unusual to acquire locks from within RCU read-side critical sections, which eases deadlock concerns because RCU read-side primitives cannot participate in lock-based deadlock cycles. But what happens when you attempt to acquire a lock from within a transaction?

In theory, the answer is trivial: simply manipulate the data structure representing the lock as part of the transaction, and everything works out perfectly. In practice, a number of non-obvious complications [VGS08] can arise, depending on implementation details of the TM system. These complications can be resolved, but at the cost of a 45% increase in overhead for locks acquired outside of transactions and a 300% increase in overhead for locks acquired within transactions. Although these overheads might be acceptable for transactional programs containing small amounts of locking, they are often completely unacceptable for production-quality lock-based programs wishing to use the occasional transaction.

- Use only locking-friendly TM implementations. Unfortunately, the locking-unfriendly implementations have some attractive properties, including low overhead for successful transactions and the ability to accommodate extremely large transactions.
- 2. Use TM only "in the small" when introducing TM to lock-based programs, thereby accommodating the limitations of locking-friendly TM implementations.
- 3. Set aside locking-based legacy systems entirely, reimplementing everything in terms of transactions. This approach has no shortage of advocates, but this requires that all the issues described in this series be resolved. During the time it takes to resolve these issues, competing synchronization mechanisms will of course also have the opportunity to improve.
- 4. Use TM strictly as an optimization in lock-based systems, as was done by the TxLinux [RHP+07] group. This approach seems sound, but leaves the locking design constraints (such as the need to avoid deadlock) firmly in place.
- 5. Strive to reduce the overhead imposed on locking primitives.

The fact that there could possibly be a problem interfacing TM and locking came as a surprise to many, which underscores the need to try out new mechanisms and primitives in real-world production software. Fortunately, the advent of open source means that a huge quantity of such software is now freely available to everyone, including researchers.

#### 17.2.3.2 Reader-Writer Locking

It is commonplace to read-acquire reader-writer locks while holding other locks, which just works, at least as long as the usual well-known software-engineering techniques are employed to avoid deadlock. Read-acquiring reader-writer locks from within RCU read-side critical sections also works, and doing so eases deadlock concerns because RCU read-side primitives cannot participate in lock-based deadlock cycles. But what happens when you attempt to read-acquire a reader-writer lock from within a transaction?

Unfortunately, the straightforward approach to readacquiring the traditional counter-based reader-writer lock within a transaction defeats the purpose of the readerwriter lock. To see this, consider a pair of transactions concurrently attempting to read-acquire the same readerwriter lock. Because read-acquisition involves modifying the reader-writer lock's data structures, a conflict will result, which will roll back one of the two transactions. This behavior is completely inconsistent with the readerwriter lock's goal of allowing concurrent readers.

Here are some options available to TM:

- Use per-CPU or per-thread reader-writer locking [HW92], which allows a given CPU (or thread, respectively) to manipulate only local data when read-acquiring the lock. This would avoid the conflict between the two transactions concurrently read-acquiring the lock, permitting both to proceed, as intended. Unfortunately, (1) the write-acquisition overhead of per-CPU/thread locking can be extremely high, (2) the memory overhead of per-CPU/thread locking can be prohibitive, and (3) this transformation is available only when you have access to the source code in question. Other more-recent scalable reader-writer locks [LLO09] might avoid some or all of these problems.
- Use TM only "in the small" when introducing TM to lock-based programs, thereby avoiding readacquiring reader-writer locks from within transactions.
- 3. Set aside locking-based legacy systems entirely, reimplementing everything in terms of transactions. This approach has no shortage of advocates, but this requires that *all* the issues described in this series be resolved. During the time it takes to resolve these issues, competing synchronization mechanisms will of course also have the opportunity to improve.
- 4. Use TM strictly as an optimization in lock-based systems, as was done by the TxLinux [RHP+07] group. This approach seems sound, but leaves the locking design constraints (such as the need to avoid deadlock) firmly in place. Furthermore, this approach can

result in unnecessary transaction rollbacks when multiple transactions attempt to read-acquire the same lock.

Of course, there might well be other non-obvious issues surrounding combining TM with reader-writer locking, as there in fact were with exclusive locking.

#### 17.2.3.3 RCU

Because read-copy update (RCU) finds its main use in the Linux kernel, one might be forgiven for assuming that there had been no academic work on combining RCU and TM.<sup>5</sup> However, the TxLinux group from the University of Texas at Austin had no choice [RHP+07]. The fact that they applied TM to the Linux 2.6 kernel, which uses RCU, forced them to integrate TM and RCU, with TM taking the place of locking for RCU updates. Unfortunately, although the paper does state that the RCU implementation's locks (e.g., rcu\_ctrlblk.lock) were converted to transactions, it is silent about what happened to locks used in RCU-based updates (e.g., dcache lock).

It is important to note that RCU permits readers and updaters to run concurrently, further permitting RCU readers to access data that is in the act of being updated. Of course, this property of RCU, whatever its performance, scalability, and real-time-response benefits might be, flies in the face of the underlying atomicity properties of TM.

So how should TM-based updates interact with concurrent RCU readers? Some possibilities are as follows:

- RCU readers abort concurrent conflicting TM updates. This is in fact the approach taken by the TxLinux project. This approach does preserve RCU semantics, and also preserves RCU's read-side performance, scalability, and real-time-response properties, but it does have the unfortunate side-effect of unnecessarily aborting conflicting updates. In the worst case, a long sequence of RCU readers could potentially starve all updaters, which could in theory result in system hangs. In addition, not all TM implementations offer the strong atomicity required to implement this approach.
- 2. RCU readers that run concurrently with conflicting TM updates get old (pre-transaction) values from any conflicting RCU loads. This preserves RCU semantics and performance, and also prevents RCU-update

 $<sup>^5</sup>$  However, the in-kernel excuse is wearing thin with the advent of user-space RCU [Des09b, DMS $^+12$ ].

starvation. However, not all TM implementations can provide timely access to old values of variables that have been tentatively updated by an in-flight transaction. In particular, log-based TM implementations that maintain old values in the log (thus making for excellent TM commit performance) are not likely to be happy with this approach. Perhaps the rcu\_dereference() primitive can be leveraged to permit RCU to access the old values within a greater range of TM implementations, though performance might still be an issue. Nevertheless, there are popular TM implementations that can be easily and efficiently integrated with RCU in this manner [PW07, HW11, HW13].

- 3. If an RCU reader executes an access that conflicts with an in-flight transaction, then that RCU access is delayed until the conflicting transaction either commits or aborts. This approach preserves RCU semantics, but not RCU's performance or real-time response, particularly in presence of long-running transactions. In addition, not all TM implementations are capable of delaying conflicting accesses. That said, this approach seems eminently reasonable for hardware TM implementations that support only small transactions.
- 4. RCU readers are converted to transactions. This approach pretty much guarantees that RCU is compatible with any TM implementation, but it also imposes TM's rollbacks on RCU read-side critical sections, destroying RCU's real-time response guarantees, and also degrading RCU's read-side performance. Furthermore, this approach is infeasible in cases where any of the RCU read-side critical sections contains operations that the TM implementation in question is incapable of handling.
- 5. Many update-side uses of RCU modify a single pointer to publish a new data structure. In some of these cases, RCU can safely be permitted to see a transactional pointer update that is subsequently rolled back, as long as the transaction respects memory ordering and as long as the roll-back process uses call\_rcu() to free up the corresponding structure. Unfortunately, not all TM implementations respect memory barriers within a transaction. Apparently, the thought is that because transactions are supposed to be atomic, the ordering of the accesses within the transaction is not supposed to matter.

6. Prohibit use of TM in RCU updates. This is guaranteed to work, but seems a bit restrictive.

It seems likely that additional approaches will be uncovered, especially given the advent of user-level RCU implementations.<sup>6</sup>

#### 17.2.3.4 Extra-Transactional Accesses

Within a lock-based critical section, it is perfectly legal to manipulate variables that are concurrently accessed or even modified outside that lock's critical section, with one common example being statistical counters. The same thing is possible within RCU read-side critical sections, and is in fact the common case.

Given mechanisms such as the so-called "dirty reads" that are prevalent in production database systems, it is not surprising that extra-transactional accesses have received serious attention from the proponents of TM, with the concepts of weak and strong atomicity [BLM06] being but one case in point.

Here are some extra-transactional options:

- Conflicts due to extra-transactional accesses always abort transactions. This is strong atomicity.
- 2. Conflicts due to extra-transactional accesses are ignored, so only conflicts among transactions can abort transactions. This is weak atomicity.
- Transactions are permitted to carry out nontransactional operations in special cases, such as when allocating memory or interacting with lockbased critical sections.
- Produce hardware extensions that permit some operations (for example, addition) to be carried out concurrently on a single variable by multiple transactions.
- 5. Introduce weak semantics to transactional memory. One approach is the combination with RCU described in Section 17.2.3.3, while Gramoli and Guerraoui survey a number of other weak-transaction approaches [GG14], for example, restricted partitioning of large "elastic" transactions into smaller transactions, thus reducing conflict probabilities (albeit with tepid performance and scalability). Perhaps further experience will show that some uses of

<sup>&</sup>lt;sup>6</sup> Kudos to the TxLinux group, Maged Michael, and Josh Triplett for coming up with a number of the above alternatives.

extra-transactional accesses can be replaced by weak transactions.

It appears that transactions were conceived as standing alone, with no interaction required with any other synchronization mechanism. If so, it is no surprise that much confusion and complexity arises when combining transactions with non-transactional accesses. But unless transactions are to be confined to small updates to isolated data structures, or alternatively to be confined to new programs that do not interact with the huge body of existing parallel code, then transactions absolutely must be so combined if they are to have large-scale practical impact in the near term.

#### 17.2.4 Discussion

The obstacles to universal TM adoption lead to the following conclusions:

- One interesting property of TM is the fact that transactions are subject to rollback and retry. This property underlies TM's difficulties with irreversible operations, including unbuffered I/O, RPCs, memorymapping operations, time delays, and the exec() system call. This property also has the unfortunate consequence of introducing all the complexities inherent in the possibility of failure into synchronization primitives, often in a developer-visible manner.
- 2. Another interesting property of TM, noted by Shpeisman et al. [SATG+09], is that TM intertwines the synchronization with the data it protects. This property underlies TM's issues with I/O, memory-mapping operations, extra-transactional accesses, and debugging breakpoints. In contrast, conventional synchronization primitives, including locking and RCU, maintain a clear separation between the synchronization primitives and the data that they protect.
- One of the stated goals of many workers in the TM area is to ease parallelization of large sequential programs. As such, individual transactions are commonly expected to execute serially, which might do much to explain TM's issues with multithreaded transactions.

What should TM researchers and developers do about all of this?




Figure 17.8: The STM Vision

One approach is to focus on TM in the small, focusing on situations where hardware assist potentially provides substantial advantages over other synchronization primitives. This is in fact the approach Sun took with its Rock research CPU [DLMN09]. Some TM researchers seem to agree with this approach, while others have much higher hopes for TM.

Of course, it is quite possible that TM will be able to take on larger problems, and this section lists a few of the issues that must be resolved if TM is to achieve this lofty goal.

Of course, everyone involved should treat this as a learning experience. It would seem that TM researchers have great deal to learn from practitioners who have successfully built large software systems using traditional synchronization primitives.

And vice versa.

But for the moment, the current state of STM can best be summarized with a series of cartoons. First, Figure 17.8 shows the STM vision. As always, the reality is a bit more nuanced, as fancifully depicted by Figures 17.9, 17.10, and 17.11. Less fanciful STM retrospectives are also available [Duf10a, Duf10b].

Recent advances in commercially available hardware have opened the door for variants of HTM, which are addressed in the following section.



Figure 17.9: The STM Reality: Conflicts

# 17.3 Hardware Transactional Memory

As of 2017, hardware transactional memory (HTM) is available on several types of commercially available commodity computer systems [YHLR13, Mer11, JSG12]. This section makes a first attempt to find HTM's place in the parallel programmer's toolbox.

From a conceptual viewpoint, HTM uses processor caches and speculative execution to make a designated group of statements (a "transaction") take effect atomically from the viewpoint of any other transactions running on other processors. This transaction is initiated by a begin-transaction machine instruction and completed by a commit-transaction machine instruction. There is typically also an abort-transaction machine instruction, which squashes the speculation (as if the begin-transaction instruction and all following instructions had not executed) and commences execution at a failure handler. The location of the failure handler is typically specified by the begin-transaction instruction, either as an explicit failurehandler address or via a condition code set by the instruction itself. Each transaction executes atomically with respect to all other transactions.

HTM has a number of important benefits, including automatic dynamic partitioning of data structures, reducing



Figure 17.10: The STM Reality: Irrevocable Operations

synchronization-primitive cache misses, and supporting a fair number of practical applications.

However, it always pays to read the fine print, and HTM is no exception. A major point of this section is determining under what conditions HTM's benefits outweigh the complications hidden in its fine print. To this end, Section 17.3.1 describes HTM's benefits and Section 17.3.2 describes its weaknesses. This is the same approach used in earlier papers [MMW07, MMTW10], but focused on HTM rather than TM as a whole.<sup>7</sup>

Section 17.3.3 then describes HTM's weaknesses with respect to the combination of synchronization primitives used in the Linux kernel (and in some user-space applications). Section 17.3.4 looks at where HTM might best fit into the parallel programmer's toolbox, and Section 17.3.5 lists some events that might greatly increase HTM's scope and appeal. Finally, Section 17.3.6 presents concluding remarks.

#### 17.3.1 HTM Benefits WRT to Locking

The primary benefits of HTM are (1) its avoidance of the cache misses that are often incurred by other synchronization primitives, (2) its ability to dynamically partition data

<sup>&</sup>lt;sup>7</sup> And I gratefully acknowledge many stimulating discussions with the other authors, Maged Michael, Josh Triplett, and Jonathan Walpole, as well as with Andi Kleen.



Figure 17.11: The STM Reality: Realtime Response

structures, and (3) the fact that it has a fair number of practical applications. I break from TM tradition by not listing ease of use separately for two reasons. First, ease of use should stem from HTM's primary benefits, which this section focuses on. Second, there has been considerable controversy surrounding attempts to test for raw programming talent [Bor06, DBA09] and even around the use of small programming exercises in job interviews [Bra07]. This indicates that we really do not have a grasp on what makes programming easy or hard. Therefore, this section focuses on the three benefits listed above, each in one of the following sections.

#### 17.3.1.1 Avoiding Synchronization Cache Misses

Most synchronization mechanisms are based on data structures that are operated on by atomic instructions. Because these atomic instructions normally operate by first causing the relevant cache line to be owned by the CPU that they are running on, a subsequent execution of the same instance of that synchronization primitive on some other CPU will result in a cache miss. These communications cache misses severely degrade both the performance and scalability of conventional synchronization mechanisms [ABD<sup>+</sup>97, Section 4.2.3].

In contrast, HTM synchronizes by using the CPU's cache, avoiding the need for a synchronization data structure and resultant cache misses. HTM's advantage is greatest in cases where a lock data structure is placed in a separate cache line, in which case, converting a given crit-

ical section to an HTM transaction can reduce that critical section's overhead by a full cache miss. These savings can be quite significant for the common case of short critical sections, at least for those situations where the elided lock does not share a cache line with an oft-written variable protected by that lock.

**Quick Quiz 17.2:** Why would it matter that oft-written variables shared the cache line with the lock variable?

#### 17.3.1.2 Dynamic Partitioning of Data Structures

A major obstacle to the use of some conventional synchronization mechanisms is the need to statically partition data structures. There are a number of data structures that are trivially partitionable, with the most prominent example being hash tables, where each hash chain constitutes a partition. Allocating a lock for each hash chain then trivially parallelizes the hash table for operations confined to a given chain. Partitioning is similarly trivial for arrays, radix trees, and a few other data structures.

However, partitioning for many types of trees and graphs is quite difficult, and the results are often quite complex [Ell80]. Although it is possible to use two-phased locking and hashed arrays of locks to partition general data structures, other techniques have proven preferable [Mil06], as will be discussed in Section 17.3.3. Given its avoidance of synchronization cache misses, HTM is therefore a very real possibility for large non-partitionable data structures, at least assuming relatively small updates.

**Quick Quiz 17.3:** Why are relatively small updates important to HTM performance and scalability? ■

#### 17.3.1.3 Practical Value

Some evidence of HTM's practical value has been demonstrated in a number of hardware platforms, including Sun Rock [DLMN09] and Azul Vega [Cli09]. It is reasonable to assume that practical benefits will flow from the more recent IBM Blue Gene/Q, Intel Haswell TSX, and AMD ASF systems.

Expected practical benefits include:

- 1. Lock elision for in-memory data access and update [MT01, RG02].
- 2. Concurrent access and small random updates to large non-partitionable data structures.

<sup>&</sup>lt;sup>8</sup> And it is also easy to extend this scheme to operations accessing multiple hash chains by having such operations acquire the locks for all relevant chains in hash order.

However, HTM also has some very real shortcomings, which will be discussed in the next section.

#### 17.3.2 HTM Weaknesses WRT Locking

The concept of HTM is quite simple: A group of accesses and updates to memory occurs atomically. However, as is the case with many simple ideas, complications arise when you apply it to real systems in the real world. These complications are as follows:

- 1. Transaction-size limitations.
- 2. Conflict handling.
- 3. Aborts and rollbacks.
- 4. Lack of forward-progress guarantees.
- 5. Irrevocable operations.
- 6. Semantic differences.

Each of these complications is covered in the following sections, followed by a summary.

#### 17.3.2.1 Transaction-Size Limitations

The transaction-size limitations of current HTM implementations stem from the use of the processor caches to hold the data affected by the transaction. Although this allows a given CPU to make the transaction appear atomic to other CPUs by executing the transaction within the confines of its cache, it also means that any transaction that does not fit must be aborted. Furthermore, events that change execution context, such as interrupts, system calls, exceptions, traps, and context switches either must abort any ongoing transaction on the CPU in question or must further restrict transaction size due to the cache footprint of the other execution context.

Of course, modern CPUs tend to have large caches, and the data required for many transactions would fit easily in a one-megabyte cache. Unfortunately, with caches, sheer size is not all that matters. The problem is that most caches can be thought of hash tables implemented in hardware. However, hardware caches do not chain their buckets (which are normally called *sets*), but rather provide a fixed number of cachelines per set. The number of elements provided for each set in a given cache is termed that cache's *associativity*.

Although cache associativity varies, the eight-way associativity of the level-0 cache on the laptop I am typing

this on is not unusual. What this means is that if a given transaction needed to touch nine cache lines, and if all nine cache lines mapped to the same set, then that transaction cannot possibly complete, never mind how many megabytes of additional space might be available in that cache. Yes, given randomly selected data elements in a given data structure, the probability of that transaction being able to commit is quite high, but there can be no guarantee.

There has been some research work to alleviate this limitation. Fully associative *victim caches* would alleviate the associativity constraints, but there are currently stringent performance and energy-efficiency constraints on the sizes of victim caches. That said, HTM victim caches for unmodified cache lines can be quite small, as they need to retain only the address: The data itself can be written to memory or shadowed by other caches, while the address itself is sufficient to detect a conflicting write [RD12].

Unbounded transactional memory (UTM) schemes [AAKL06, MBM+06] use DRAM as an extremely large victim cache, but integrating such schemes into a production-quality cache-coherence mechanism is still an unsolved problem. In addition, use of DRAM as a victim cache may have unfortunate performance and energy-efficiency consequences, particularly if the victim cache is to be fully associative. Finally, the "unbounded" aspect of UTM assumes that all of DRAM could be used as a victim cache, while in reality the large but still fixed amount of DRAM assigned to a given CPU would limit the size of that CPU's transactions. Other schemes use a combination of hardware and software transactional memory [KCH+06] and one could imagine using STM as a fallback mechanism for HTM.

However, to the best of my knowledge, currently available systems do not implement any of these research ideas, and perhaps for good reason.

#### 17.3.2.2 Conflict Handling

The first complication is the possibility of *conflicts*. For example, suppose that transactions A and B are defined as follows:

Transaction A	Transaction H				
x = 1;	y = 2;				
y = 3;	x = 4;				

Suppose that each transaction executes concurrently on its own processor. If transaction A stores to x at the same time that transaction B stores to y, neither transaction

can progress. To see this, suppose that transaction A executes its store to y. Then transaction A will be interleaved within transaction B, in violation of the requirement that transactions execute atomically with respect to each other. Allowing transaction B to execute its store to x similarly violates the atomic-execution requirement. This situation is termed a conflict, which happens whenever two concurrent transactions access the same variable where at least one of the accesses is a store. The system is therefore obligated to abort one or both of the transactions in order to allow execution to progress. The choice of exactly which transaction to abort is an interesting topic that will very likely retain the ability to generate Ph.D. dissertations for some time to come, see for example [ATC+11].9 For the purposes of this section, we can assume that the system makes a random choice.

Another complication is conflict detection, which is comparatively straightforward, at least in the simplest case. When a processor is executing a transaction, it marks every cache line touched by that transaction. If the processor's cache receives a request involving a cache line that has been marked as touched by the current transaction, a potential conflict has occurred. More sophisticated systems might try to order the current processors' transaction to precede that of the processor sending the request, and optimization of this process will likely also retain the ability to generate Ph.D. dissertations for quite some time. However this section assumes a very simple conflict-detection strategy.

However, for HTM to work effectively, the probability of conflict must be suitably low, which in turn requires that the data structures be organized so as to maintain a sufficiently low probability of conflict. For example, a red-black tree with simple insertion, deletion, and search operations fits this description, but a red-black tree that maintains an accurate count of the number of elements in the tree does not. 10 For another example, a red-black tree that enumerates all elements in the tree in a single transaction will have high conflict probabilities, degrading performance and scalability. As a result, many serial programs will require some restructuring before HTM can work effectively. In some cases, practitioners will prefer to take the extra steps (in the red-black-tree case, perhaps switching to a partitionable data structure such as a radix tree or a hash table), and just use locking, particularly during the time before HTM is readily available on all relevant architectures [Cli09].

**Quick Quiz 17.4:** How could a red-black tree possibly efficiently enumerate all elements of the tree regardless of choice of synchronization mechanism??? ■

Furthermore, the fact that conflicts can occur brings failure handling into the picture, as discussed in the next section.

#### 17.3.2.3 Aborts and Rollbacks

Because any transaction might be aborted at any time, it is important that transactions contain no statements that cannot be rolled back. This means that transactions cannot do I/O, system calls, or debugging breakpoints (no single stepping in the debugger for HTM transactions!!!). Instead, transactions must confine themselves to accessing normal cached memory. Furthermore, on some systems, interrupts, exceptions, traps, TLB misses, and other events will also abort transactions. Given the number of bugs that have resulted from improper handling of error conditions, it is fair to ask what impact aborts and rollbacks have on ease of use.

Quick Quiz 17.5: But why can't a debugger emulate single stepping by setting breakpoints at successive lines of the transaction, relying on the retry to retrace the steps of the earlier instances of the transaction? ■

Of course, aborts and rollbacks raise the question of whether HTM can be useful for hard real-time systems. Do the performance benefits of HTM outweigh the costs of the aborts and rollbacks, and if so under what conditions? Can transactions use priority boosting? Or should transactions for high-priority threads instead preferentially abort those of low-priority threads? If so, how is the hardware efficiently informed of priorities? The literature on real-time use of HTM is quite sparse, perhaps because researchers are finding more than enough problems in getting transactions to work well in non-real-time environments.

Because current HTM implementations might deterministically abort a given transaction, software must provide fallback code. This fallback code must use some other form of synchronization, for example, locking. If the fallback is used frequently, then all the limitations of locking, including the possibility of deadlock, reappear. One can of course hope that the fallback isn't used often, which might allow simpler and less deadlock-prone locking designs to be used. But this raises the question of how the system transitions from using the lock-based

 $<sup>^9\,</sup>$  Liu's and Spear's paper entitled "Toxic Transactions" [LS11] is particularly instructive in this regard.

<sup>&</sup>lt;sup>10</sup> The need to update the count would result in additions to and deletions from the tree conflicting with each other, resulting in strong non-commutativity [AGH+11a, AGH+11b, McK11b].

fallbacks back to transactions. <sup>11</sup> One approach is to use a test-and-test-and-set discipline [MT02], so that everyone holds off until the lock is released, allowing the system to start from a clean slate in transactional mode at that point. However, this could result in quite a bit of spinning, which might not be wise if the lock holder has blocked or been preempted. Another approach is to allow transactions to proceed in parallel with a thread holding a lock [MT02], but this raises difficulties in maintaining atomicity, especially if the reason that the thread is holding the lock is because the corresponding transaction would not fit into cache.

Finally, dealing with the possibility of aborts and roll-backs seems to put an additional burden on the developer, who must correctly handle all combinations of possible error conditions.

It is clear that users of HTM must put considerable validation effort into testing both the fallback code paths and transition from fallback code back to transactional code.

#### 17.3.2.4 Lack of Forward-Progress Guarantees

Even though transaction size, conflicts, and aborts/roll-backs can all cause transactions to abort, one might hope that sufficiently small and short-duration transactions could be guaranteed to eventually succeed. This would permit a transaction to be unconditionally retried, in the same way that compare-and-swap (CAS) and load-linked/store-conditional (LL/SC) operations are unconditionally retried in code that uses these instructions to implement atomic operations.

Unfortunately, most currently available HTM implementation refuse to make any sort of forward-progress guarantee, which means that HTM cannot be used to avoid deadlock on those systems. <sup>12</sup> Hopefully future implementations of HTM will provide some sort of forward-progress guarantees. Until that time, HTM must be used with extreme caution in real-time applications. <sup>13</sup>

The one exception to this gloomy picture as of 2013 is upcoming versions of the IBM mainframe, which provides a separate instruction that may be used to start a special *constrained transaction* [JSG12]. As you might

guess from the name, such transactions must live within the following constraints:

- 1. Each transaction's data footprint must be contained within four 32-byte blocks of memory.
- 2. Each transaction is permitted to execute at most 32 assembler instructions.
- 3. Transactions are not permitted to have backwards branches (e.g., no loops).
- 4. Each transaction's code is limited to 256 bytes of memory.
- If a portion of a given transaction's data footprint resides within a given 4K page, then that 4K page is prohibited from containing any of that transaction's instructions.

These constraints are severe, but they nevertheless permit a wide variety of data-structure updates to be implemented, including stacks, queues, hash tables, and so on. These operations are guaranteed to eventually complete, and are free of deadlock and livelock conditions.

It will be interesting to see how hardware support of forward-progress guarantees evolves over time.

#### 17.3.2.5 Irrevocable Operations

Another consequence of aborts and rollbacks is that HTM transactions cannot accommodate irrevocable operations. Current HTM implementations typically enforce this limitation by requiring that all of the accesses in the transaction be to cacheable memory (thus prohibiting MMIO accesses) and aborting transactions on interrupts, traps, and exceptions (thus prohibiting system calls).

Note that buffered I/O can be accommodated by HTM transactions as long as the buffer fill/flush operations occur extra-transactionally. The reason that this works is that adding data to and removing data from the buffer is revocable: Only the actual buffer fill/flush operations are irrevocable. Of course, this buffered-I/O approach has the effect of including the I/O in the transaction's footprint, increasing the size of the transaction and thus increasing the probability of failure.

#### 17.3.2.6 Semantic Differences

Although HTM can in many cases be used as a drop-in replacement for locking (hence the name transactional lock elision [DHL+08]), there are subtle differences in

<sup>11</sup> The possibility of an application getting stuck in fallback mode has been termed the "lemming effect", a term that Dave Dice has been credited with coining.

<sup>&</sup>lt;sup>12</sup> HTM might well be used to reduce the probability of deadlock, but as long as there is some possibility of the fallback code being executed, there is some possibility of deadlock.

<sup>&</sup>lt;sup>13</sup> As of mid-2012, there has been surprisingly little work on transactional memory's real-time characteristics.

semantics. A particularly nasty example involving coordinated lock-based critical sections that results in deadlock or livelock when executed transactionally was given by Blundell [BLM06], but a much simpler example is the empty critical section.

In a lock-based program, an empty critical section will guarantee that all processes that had previously been holding that lock have now released it. This idiom was used by the 2.4 Linux kernel's networking stack to coordinate changes in configuration. But if this empty critical section is translated to a transaction, the result is a no-op. The guarantee that all prior critical sections have terminated is lost. In other words, transactional lock elision preserves the data-protection semantics of locking, but loses locking's time-based messaging semantics.

**Quick Quiz 17.6:** But why would *anyone* need an empty lock-based critical section??? ■

**Quick Quiz 17.7:** Can't transactional lock elision trivially handle locking's time-based messaging semantics by simply choosing not to elide empty lock-based critical sections? ■

**Quick Quiz 17.8:** Given modern hardware [MOZ09], how can anyone possibly expect parallel software relying on timing to work? ■

One important semantic difference between locking and transactions is the priority boosting that is used to avoid priority inversion in lock-based real-time programs. One way in which priority inversion can occur is when a low-priority thread holding a lock is preempted by a medium-priority CPU-bound thread. If there is at least one such medium-priority thread per CPU, the lowpriority thread will never get a chance to run. If a highpriority thread now attempts to acquire the lock, it will block. It cannot acquire the lock until the low-priority thread releases it, the low-priority thread cannot release the lock until it gets a chance to run, and it cannot get a chance to run until one of the medium-priority threads gives up its CPU. Therefore, the medium-priority threads are in effect blocking the high-priority process, which is the rationale for the name "priority inversion."

One way to avoid priority inversion is *priority inheritance*, in which a high-priority thread blocked on a lock temporarily donates its priority to the lock's holder, which is also called *priority boosting*. However, priority boosting can be used for things other than avoiding priority inversion, as shown in Listing 17.1. Lines 1-12 of this listing show a low-priority process that must nevertheless run every millisecond or so, while lines 14-24 of this same listing show a high-priority process that uses prior-

**Listing 17.1:** Exploiting Priority Boosting

```
1 void boostee(void)
2 {
3
    int. i = 0:
5
     acquire_lock(&boost_lock[i]);
6
     for (;;) {
       acquire_lock(&boost_lock[!i]);
       release_lock(&boost_lock[i]);
9
       do_something();
11
12 }
14 void booster(void)
     int i = 0;
17
18
     for (;;) {
       usleep(1000); /* sleep 1 ms. */
19
       acquire_lock(&boost_lock[i]);
21
       release_lock(&boost_lock[i]);
23
24 }
```

ity boosting to ensure that boostee() runs periodically as needed.

The boostee() function arranges this by always holding one of the two boost\_lock[] locks, so that lines 20-21 of booster() can boost priority as needed.

Quick Quiz 17.9: But the boostee() function in Listing 17.1 alternatively acquires its locks in reverse order! Won't this result in deadlock? ■

This arrangement requires that boostee() acquire its first lock on line 5 before the system becomes busy, but this is easily arranged, even on modern hardware.

Unfortunately, this arrangement can break down in presence of transactional lock elision. The boostee() function's overlapping critical sections become one infinite transaction, which will sooner or later abort, for example, on the first time that the thread running the boostee() function is preempted. At this point, boostee() will fall back to locking, but given its low priority and that the quiet initialization period is now complete (which after all is why boostee() was preempted), this thread might never again get a chance to run.

And if the boostee() thread is not holding the lock, then the booster() thread's empty critical section on lines 20 and 21 of Listing 17.1 will become an empty transaction that has no effect, so that boostee() never runs. This example illustrates some of the subtle consequences of transactional memory's rollback-and-retry semantics.

Given that experience will likely uncover additional subtle semantic differences, application of HTM-based lock elision to large programs should be undertaken with caution. That said, where it does apply, HTM-based lock elision can eliminate the cache misses associated with the lock variable, which has resulted in tens of percent performance increases in large real-world software systems as of early 2015. We can therefore expect to see substantial use of this technique on hardware supporting it.

**Quick Quiz 17.10:** So a bunch of people set out to supplant locking, and they mostly end up just optimizing locking??? ■

#### 17.3.2.7 **Summary**

Although it seems likely that HTM will have compelling use cases, current implementations have serious transaction-size limitations, conflict-handling complications, abort-and-rollback issues, and semantic differences that will require careful handling. HTM's current situation relative to locking is summarized in Table 17.1. As can be seen, although the current state of HTM alleviates some serious shortcomings of locking, <sup>14</sup> it does so by introducing a significant number of shortcomings of its own. These shortcomings are acknowledged by leaders in the TM community [MS12]. <sup>15</sup>

In addition, this is not the whole story. Locking is not normally used by itself, but is instead typically augmented by other synchronization mechanisms, including reference counting, atomic operations, non-blocking data structures, hazard pointers [Mic04, HLM02], and RCU [MS98a, MAK+01, HMBW07, McK12a]. The next section looks at how such augmentation changes the equation.

## 17.3.3 HTM Weaknesses WRT to Locking When Augmented

Practitioners have long used reference counting, atomic operations, non-blocking data structures, hazard pointers,

and RCU to avoid some of the shortcomings of locking. For example, deadlock can be avoided in many cases by using reference counts, hazard pointers, or RCU to protect data structures, particularly for read-only critical sections [Mic04, HLM02, DMS+12, GMTW08, HMBW07]. These approaches also reduce the need to partition data structures, as was see in Chapter 10. RCU further provides contention-free wait-free read-side primitives [DMS+12]. Adding these considerations to Table 17.1 results in the updated comparison between augmented locking and HTM shown in Table 17.2. A summary of the differences between the two tables is as follows:

- Use of non-blocking read-side mechanisms alleviates deadlock issues.
- Read-side mechanisms such as hazard pointers and RCU can operate efficiently on non-partitionable data.
- Hazard pointers and RCU do not contend with each other or with updaters, allowing excellent performance and scalability for read-mostly workloads.
- 4. Hazard pointers and RCU provide forward-progress guarantees (lock freedom and wait-freedom, respectively).
- 5. Privatization operations for hazard pointers and RCU are straightforward.

Of course, it is also possible to augment HTM, as discussed in the next section.

#### 17.3.4 Where Does HTM Best Fit In?

Although it will likely be some time before HTM's area of applicability can be as crisply delineated as that shown for RCU in Figure 9.23 on page 140, that is no reason not to start moving in that direction.

HTM seems best suited to update-heavy workloads involving relatively small changes to disparate portions of relatively large in-memory data structures running on large multiprocessors, as this meets the size restrictions of current HTM implementations while minimizing the probability of conflicts and attendant aborts and rollbacks. This scenario is also one that is relatively difficult to handle given current synchronization primitives.

Use of locking in conjunction with HTM seems likely to overcome HTM's difficulties with irrevocable operations, while use of RCU or hazard pointers might alleviate

<sup>&</sup>lt;sup>14</sup> In fairness, it is important to emphasize that locking's short-comings do have well-known and heavily used engineering solutions, including deadlock detectors [Cor06a], a wealth of data structures that have been adapted to locking, and a long history of augmentation, as discussed in Section 17.3.3. In addition, if locking really were as horrible as a quick skim of many academic papers might reasonably lead one to believe, where did all the large lock-based parallel programs (both FOSS and proprietary) come from, anyway?

<sup>&</sup>lt;sup>15</sup> In addition, in early 2011, I was invited to deliver a critique of some of the assumptions underlying transactional memory [McK11d]. The audience was surprisingly non-hostile, though perhaps they were taking it easy on me due to the fact that I was heavily jet-lagged while giving the presentation.

**Table 17.1:** Comparison of Locking and HTM ("+" is Advantage, "−" is Disadvantage, "↓" is Strong Disadvantage)

	Locking	Hardware Transactional Memory			
Basic Idea	Allow only one thread at a time to access a	Cause a given operation over a set of objects			
	given set of objects.	to execute atomically.			
Scope	+ Handles all operations.	+ Handles revocable operations.			
		<ul> <li>Irrevocable operations force fallback</li> </ul>			
		(typically to locking).			
Composability	↓ Limited by deadlock.	↓ Limited by irrevocable operations, trans-			
		action size, and deadlock (assuming lock-			
		based fallback code).			
Scalability & Perfor-	<ul> <li>Data must be partitionable to avoid loc</li> </ul>	ck - Data must be partionable to avoid con-			
mance	contention.	flicts.			
		e- + Dynamic adjustment of partitioning car-			
	sign time.	ried out automatically down to cacheline			
		boundaries.			
		<ul> <li>Partitioning required for fallbacks (less</li> </ul>			
		important for rare fallbacks).			
	↓ Locking primitives typically result is				
	expensive cache misses and memor	y- ically do not result in cache misses, but			
	barrier instructions.	do have memory-ordering consequences.			
	+ Contention effects are focused on acqu				
	sition and release, so that the critical se				
	tion runs at full speed.	a long time.			
	+ Privatization operations are simple, int	u-			
	itive, performant, and scalable.	size.			
Hardware Support	+ Commodity hardware suffices.	New hardware required (and is starting)			
		to become available).			
	+ Performance is insensitive to cach	e-			
	geometry details.	geometry.			
Software Support	+ APIs exist, large body of code and exp				
	rience, debuggers operate naturally.	of DBMS, breakpoints mid-transaction			
		can be problematic.			
Interaction With	+ Long experience of successful intera	c-			
Other Mechanisms	tion.	tion.			
Practical Apps	+ Yes.	+ Yes.			
Wide Applicability	+ Yes.	Jury still out, but likely to win significant			
		use.			

**Table 17.2:** Comparison of Locking (Augmented by RCU or Hazard Pointers) and HTM ("+" is Advantage, "-" is Disadvantage, "\" is Strong Disadvantage)

Basic Idea	Allow only one thread at a time to access a given set of objects.		Cause a given operation over a set of objects to execute atomically.			
Scope	+	Handles all operations.	+ -	Handles revocable operations.  Irrevocable operations force fallback (typically to locking).		
Composability	+	Readers limited only by grace-period-wait operations.	#	Limited by irrevocable operations, transaction size, and deadlock.		
	-	Updaters limited by deadlock. Readers reduce deadlock.		(Assuming lock-based fallback code.)		
Scalability & Performance	-	Data must be partitionable to avoid lock contention among updaters.	_	<ul> <li>Data must be partionable to avoid of flicts.</li> </ul>		
	+ Partitioning not needed for readers.					
	₩	Partioning for updaters must typically be fixed at design time.	+	Dynamic adjustment of partitioning carried out automatically down to cachelin boundaries.		
	+	Partitioning not needed for readers.	_	Partitioning required for fallbacks (les important for rare fallbacks).		
	₩	Updater locking primitives typically result in expensive cache misses and	-	Transactions begin/end instructions typically do not result in cache misses, but		
		memory-barrier instructions.		do have memory-ordering consequences		
	+	Update-side contention effects are fo-	-	Contention aborts conflicting transa		
		cused on acquisition and release, so that		tions, even if they have been running for		
		the critical section runs at full speed.		a long time.		
	+	Readers do not contend with updaters or with each other.				
	+	Read-side primitives are typically wait-	-	Read-only transactions subject to con		
		free with low overhead. (Lock-free for		flicts and rollbacks. No forward-progres		
		hazard pointers.)		guarantees other than those supplied b fallback code.		
	+	Privatization operations are simple, intu- itive, performant, and scalable when data is visible only to updaters.	-	Privatized data contributes to transactio size.		
	-	Privitization operations are expensive (though still intuitive and scalable) for reader-visible data.				
Hardware Support	+	Commodity hardware suffices.	_	New hardware required (and is startin to become available).		
	+	Performance is insensitive to cachegeometry details.	_	Performance depends critically on cach geometry.		
Software Support	+	APIs exist, large body of code and experience, debuggers operate naturally.	-	APIs emerging, little experience outsid of DBMS, breakpoints mid-transactio can be problematic.		
Interaction With Other Mechanisms	+	Long experience of successful interaction.	1	Just beginning investigation of interaction.		
Practical Apps	+	Yes.	+	Yes.		
Wide Applicability	+	Yes.	-	Jury still out, but likely to win significar use.		

HTM's transaction-size limitations for read-only operations that traverse large fractions of the data structure. Current HTM implementations unconditionally abort an update transaction that conflicts with an RCU or hazardpointer reader, but perhaps future HTM implementations will interoperate more smoothly with these synchronization mechanisms. In the meantime, the probability of an update conflicting with a large RCU or hazard-pointer read-side critical section should be much smaller than the probability of conflicting with the equivalent read-only transaction. 16 Nevertheless, it is quite possible that a steady stream of RCU or hazard-pointer readers might starve updaters due to a corresponding steady stream of conflicts. This vulnerability could be eliminated (perhaps at significant hardware cost and complexity) by giving extra-transactional reads the pre-transaction copy of the memory location being loaded.

The fact that HTM transactions must have fallbacks might in some cases force static partitionability of data structures back onto HTM. This limitation might be alleviated if future HTM implementations provide forward-progress guarantees, which might eliminate the need for fallback code in some cases, which in turn might allow HTM to be used efficiently in situations with higher conflict probabilities.

In short, although HTM is likely to have important uses and applications, it is another tool in the parallel programmer's toolbox, not a replacement for the toolbox in its entirety.

#### 17.3.5 Potential Game Changers

Game changers that could greatly increase the need for HTM include the following:

- 1. Forward-progress guarantees.
- 2. Transaction-size increases.
- 3. Improved debugging support.
- 4. Weak atomicity.

These are expanded upon in the following sections.

#### 17.3.5.1 Forward-Progress Guarantees

As was discussed in Section 17.3.2.4, current HTM implementations lack forward-progress guarantees, which requires that fallback software be available to handle HTM failures. Of course, it is easy to demand guarantees, but not always easy to provide them. In the case of HTM, obstacles to guarantees can include cache size and associativity, TLB size and associativity, transaction duration and interrupt frequency, and scheduler implementation.

Cache size and associativity was discussed in Section 17.3.2.1, along with some research intended to work around current limitations. However, HTM forwardprogress guarantees would come with size limits, large though these limits might one day be. So why don't current HTM implementations provide forward-progress guarantees for small transactions, for example, limited to the associativity of the cache? One potential reason might be the need to deal with hardware failure. For example, a failing cache SRAM cell might be handled by deactivating the failing cell, thus reducing the associativity of the cache and therefore also the maximum size of transactions that can be guaranteed forward progress. Given that this would simply decrease the guaranteed transaction size, it seems likely that other reasons are at work. Perhaps providing forward progress guarantees on production-quality hardware is more difficult than one might think, an entirely plausible explanation given the difficulty of making forward-progress guarantees in software. Moving a problem from software to hardware does not necessarily make it easier to solve.

Given a physically tagged and indexed cache, it is not enough for the transaction to fit in the cache. Its address translations must also fit in the TLB. Any forwardprogress guarantees must therefore also take TLB size and associativity into account.

Given that interrupts, traps, and exceptions abort transactions in current HTM implementations, it is necessary that the execution duration of a given transaction be shorter than the expected interval between interrupts. No matter how little data a given transaction touches, if it runs too long, it will be aborted. Therefore, any forward-progress guarantees must be conditioned not only on transaction size, but also on transaction duration.

Forward-progress guarantees depend critically on the ability to determine which of several conflicting transactions should be aborted. It is all too easy to imagine an endless series of transactions, each aborting an earlier transaction only to itself be aborted by a later transactions, so that none of the transactions actually commit.

<sup>&</sup>lt;sup>16</sup> It is quite ironic that strictly transactional mechanisms are appearing in shared-memory systems at just about the time that NoSQL databases are relaxing the traditional database-application reliance on strict transactions.

The complexity of conflict handling is evidenced by the large number of HTM conflict-resolution policies that have been proposed [ATC<sup>+</sup>11, LS11]. Additional complications are introduced by extra-transactional accesses, as noted by Blundell [BLM06]. It is easy to blame the extra-transactional accesses for all of these problems, but the folly of this line of thinking is easily demonstrated by placing each of the extra-transactional accesses into its own single-access transaction. It is the pattern of accesses that is the issue, not whether or not they happen to be enclosed in a transaction.

Finally, any forward-progress guarantees for transactions also depend on the scheduler, which must let the thread executing the transaction run long enough to successfully commit.

So there are significant obstacles to HTM vendors offering forward-progress guarantees. However, the impact of any of them doing so would be enormous. It would mean that HTM transactions would no longer need software fallbacks, which would mean that HTM could finally deliver on the TM promise of deadlock elimination.

And as of late 2012, the IBM Mainframe announced an HTM implementation that includes *constrained transactions* in addition to the usual best-effort HTM implementation [JSG12]. A constrained transaction starts with the tbeginc instruction instead of the tbegin instruction that is used for best-effort transactions. Constrained transactions are guaranteed to always complete (eventually), so if a transaction aborts, rather than branching to a fallback path (as is done for best-effort transactions), the hardware instead restarts the transaction at the tbeginc instruction.

The Mainframe architects needed to take extreme measures to deliver on this forward-progress guarantee. If a given constrained transaction repeatedly fails, the CPU might disable branch prediction, force in-order execution, and even disable pipelining. If the repeated failures are due to high contention, the CPU might disable speculative fetches, introduce random delays, and even serialize execution of the conflicting CPUs. "Interesting" forward-progress scenarios involve as few as two CPUs or as many as one hundred CPUs. Perhaps these extreme measures provide some insight as to why other CPUs have thus far refrained from offering constrained transactions.

As the name implies, constrained transactions are in fact severely constrained:

1. The maximum data footprint is four blocks of memory, where each block can be no larger than 32 bytes.

- 2. The maximum code footprint is 256 bytes.
- If a given 4K page contains a constrained transaction's code, then that page may not contain that transaction's data.
- 4. The maximum number of assembly instructions that may be executed is 32.
- 5. Backwards branches are forbidden.

Nevertheless, these constraints support a number of important data structures, including linked lists, stacks, queues, and arrays. Constrained HTM therefore seems likely to become an important tool in the parallel programmer's toolbox.

Note that these forward-progress guarantees need not be absolute. For example, suppose that a use of HTM uses a global lock as fallback. Assuming that the fallback mechanism has been carefully designed to avoid the "lemming effect" discussed in Section 17.3.2.3, then if HTM rollbacks are sufficiently infrequent, the global lock will not be a bottleneck. That said, the larger the system, the longer the critical sections, and the longer the time required to recover from the "lemming effect", the more rare "sufficiently infrequent" needs to be.

#### 17.3.5.2 Transaction-Size Increases

Forward-progress guarantees are important, but as we saw, they will be conditional guarantees based on transaction size and duration. It is important to note that even small-sized guarantees will be quite useful. For example, a guarantee of two cache lines is sufficient for a stack, queue, or dequeue. However, larger data structures require larger guarantees, for example, traversing a tree in order requires a guarantee equal to the number of nodes in the tree.

Therefore, increasing the size of the guarantee also increases the usefulness of HTM, thereby increasing the need for CPUs to either provide it or provide good-and-sufficient workarounds.

#### 17.3.5.3 Improved Debugging Support

Another inhibitor to transaction size is the need to debug the transactions. The problem with current mechanisms is that a single-step exception aborts the enclosing transaction. There are a number of workarounds for this issue, including emulating the processor (slow!), substituting STM for HTM (slow and slightly different semantics!), playback techniques using repeated retries to emulate forward progress (strange failure modes!), and full support of debugging HTM transactions (complex!).

Should one of the HTM vendors produce an HTM system that allows straightforward use of classical debugging techniques within transactions, including breakpoints, single stepping, and print statements, this will make HTM much more compelling. Some transactional-memory researchers are starting to recognize this problem as of 2013, with at least one proposal involving hardware-assisted debugging facilities [GKP13]. Of course, this proposal depends on readily available hardware gaining such facilities.

#### 17.3.5.4 Weak Atomicity

Given that HTM is likely to face some sort of size limitations for the foreseeable future, it will be necessary for HTM to interoperate smoothly with other mechanisms. HTM's interoperability with read-mostly mechanisms such as hazard pointers and RCU would be improved if extra-transactional reads did not unconditionally abort transactions with conflicting writes—instead, the read could simply be provided with the pre-transaction value. In this way, hazard pointers and RCU could be used to allow HTM to handle larger data structures and to reduce conflict probabilities.

This is not necessarily simple, however. The most straightforward way of implementing this requires an additional state in each cache line and on the bus, which is a non-trivial added expense. The benefit that goes along with this expense is permitting large-footprint readers without the risk of starving updaters due to continual conflicts. An alternative approach, applied to great effect to binary search trees by Siakavaras et al. [SNGK17], is to use RCU for read-only traversals and HTM only for the actual updates themselves. This combination outperformed other transactional-memory techniques by up to 220 %, a speedup similar to that observed by Howard and Walpole [HW11] when they combined RCU with STM. In both cases, the weak atomicity is implemented in software rather than in hardware. It would nevertheless be interesting to see what additional speedups could be obtained by implementing weak atomicity in both hardware and software.

#### 17.3.6 Conclusions

Although current HTM implementations have delivered real performance benefits in some situations, they also

have significant shortcomings. The most significant shortcomings appear to be limited transaction sizes, the need for conflict handling, the need for aborts and rollbacks, the lack of forward-progress guarantees, the inability to handle irrevocable operations, and subtle semantic differences from locking.

Some of these shortcomings might be alleviated in future implementations, but it appears that there will continue to be a strong need to make HTM work well with the many other types of synchronization mechanisms, as noted earlier [MMW07, MMTW10].

In short, current HTM implementations appear to be welcome and useful additions to the parallel programmer's toolbox, and much interesting and challenging work is required to make use of them. However, they cannot be considered to be a magic wand with which to wave away all parallel-programming problems.

## 17.4 Functional Programming for Parallelism

When I took my first-ever functional-programming class in the early 1980s, the professor asserted that the side-effect-free functional-programming style was well-suited to trivial parallelization and analysis. Thirty years later, this assertion remains, but mainstream production use of parallel functional languages is minimal, a state of affairs that might well stem from this professor's additional assertion that programs should neither maintain state nor do I/O. There is niche use of functional languages such as Erlang, and multithreaded support has been added to several other functional languages, but mainstream production usage remains the province of procedural languages such as C, C++, Java, and Fortran (usually augmented with OpenMP, MPI, or, in the case of Fortran, coarrays).

This situation naturally leads to the question "If analysis is the goal, why not transform the procedural language into a functional language before doing the analysis?" There are of course a number of objections to this approach, of which I list but three:

 Procedural languages often make heavy use of global variables, which can be updated independently by different functions, or, worse yet, by multiple threads. Note that Haskell's *monads* were invented to deal with single-threaded global state, and that multithreaded access to global state requires additional violence to the functional model.

- Multithreaded procedural languages often use synchronization primitives such as locks, atomic operations, and transactions, which inflict added violence upon the functional model.
- 3. Procedural languages can *alias* function arguments, for example, by passing a pointer to the same structure via two different arguments to the same invocation of a given function. This can result in the function unknowingly updating that structure via two different (and possibly overlapping) code sequences, which greatly complicates analysis.

Of course, given the importance of global state, synchronization primitives, and aliasing, clever functional-programming experts have proposed any number of attempts to reconcile the function programming model to them, monads being but one case in point.

Another approach is to compile the parallel procedural program into a functional program, then to use functional-programming tools to analyze the result. But it is possible to do much better than this, given that any real computation is a large finite-state machine with finite input that runs for a finite time interval. This means that any real program can be transformed into an expression, possibly albeit an impractically large one [DHK12].

However, a number of the low-level kernels of parallel algorithms transform into expressions that are small enough to fit easily into the memories of modern computers. If such an expression is coupled with an assertion, checking to see if the assertion would ever fire becomes a satisfiability problem. Even though satisfiability problems are NP-complete, they can often be solved in much less time than would be required to generate the full state space. In addition, the solution time appears to be only weakly dependent on the underlying memory model, so that algorithms running on weakly ordered systems can also be checked [AKT13].

The general approach is to transform the program into single-static-assignment (SSA) form, so that each assignment to a variable creates a separate version of that variable. This applies to assignments from all the active threads, so that the resulting expression embodies all possible executions of the code in question. The addition of an assertion entails asking whether any combination of inputs and initial values can result in the assertion firing, which, as noted above, is exactly the satisfiability problem.

One possible objection is that it does not gracefully handle arbitrary looping constructs. However, in many cases, this can be handled by unrolling the loop a finite number of times. In addition, perhaps some loops will also prove amenable to collapse via inductive methods.

Another possible objection is that spinlocks involve arbitrarily long loops, and any finite unrolling would fail to capture the full behavior of the spinlock. It turns out that this objection is easily overcome. Instead of modeling a full spinlock, model a trylock that attempts to obtain the lock, and aborts if it fails to immediately do so. The assertion must then be crafted so as to avoid firing in cases where a spinlock aborted due to the lock not being immediately available. Because the logic expression is independent of time, all possible concurrency behaviors will be captured via this approach.

A final objection is that this technique is unlikely to be able to handle a full-sized software artifact such as the millions of lines of code making up the Linux kernel. This is likely the case, but the fact remains that exhaustive validation of each of the much smaller parallel primitives within the Linux kernel would be quite valuable. And in fact the researchers spearheading this approach have applied it to non-trivial real-world code, including the Tree RCU implementation in the Linux kernel [LMKM16, KS17a].

It remains to be seen how widely applicable this technique is, but it is one of the more interesting innovations in the field of formal verification. Although it might well be that the functional-programming advocates are at long last correct in their assertion of the inevitable dominance of functional programming, it is clearly the case that this long-touted methodology is starting to see credible competition on its formal-verification home turf. There is therefore continued reason to doubt the inevitability of functional-programming dominance.

### 17.5 Quantum Computing

The ideas behind quantum computing (QC) go back decades [Fey59, Ben73, Fey85], but the technology to construct quantum computers has appeared only recently [KDH+11, IBM16]. It has nevertheless generated considerable excitement, even outside of the traditional technical press [Pal17]. This section gives a brief overview of the state of this technology, based on use of IBM's Quantum Experience website [IBM16] and on a superficial literature review. This overview indicates that although QC promises some tantalizing possibilities, there are significant challenges that it must overcome, including rapidly improving classic-computing techniques and

heuristics.

This section gives an overview of quantum computing from the perspective of early 2017. Note that this is concerned only with quantum computation. Quantum communication and quantum cryptography are far more advanced, are used in practice, and are beyond the scope of this section.

Section 17.5.1 gives an overview of some of the more prominent companies working with QC systems. Section 17.5.2 presents a brief evaluation of QC hardware trends to date. Section 17.5.3 analyzes several challenges that QC must surmount in order to achieve widespread use in practice. Section 17.5.4 speculates on what must happen for QC to "take over the world". Finally, Section 17.5.5 presents a summary and a few conclusions.

#### 17.5.1 Quantum Computing Players

This section provides an overview of several of the commercial players in the QC arena.

D-Wave Systems [D-W17] released a quantum computing system in 2011 [Wik17b], based on a d-wave superconductor [AAA00]. This system has been heavily discussed and studied [KDH+11]. There has been some question as to whether D-Wave really exhibits quantum properties [SSSV14], but more recent indications are that quantum effects really are present [AVM+15, LPS+14]. D-Wave has a number of customers and collaborators [Bur14, Har15, Wei13b]. In addition, D-Wave is the undisputed champion in the area of commercially available machines with large numbers of quantum bits, or *qubits* [Wik17b], with a 2,048-qubit system delivered in 2017 [Sha16, Jon17a]. That said, these systems do not feature general-purpose qubits, but rather qubits that are specialized to optimization problems.

In addition to its collaboration with D-Wave, Google has been working with UCSB on QC hardware, including QC memory [Vij15].

Intel is investing \$50M in quantum computing in partnership with Google, NASA, and USRA [Hig15].

Microsoft and UCSB have been collaborating on QC since 2004 [Her14] and Microsoft has recently formed a new Quantum division [Her16]. Some regard Microsoft to be the leader in QC programming languages. Microsoft believes that quantum chemistry will be the killer app for QC [Sim17].

IBM has a long record of quantum work, including Bennett's 1973 work on the thermodynamic reversibility of QC computation [Ben73] and a 1980 issue of IBM Jour-

**Table 17.3:** D-Wave Oubit Growth Rate

System	Availability	Qubits	Years per Doubling
D-Wave One	May 2011	128	1.4
D-Wave Two	May 2013	512	1.9
D-Wave 2X	Aug 2015	1,152	1.7
D-Wave 2000Q	Jan 2017	2,048	-

nal of Research and Development focusing on Josephson technology [IBM80]. IBM continued this groundbreaking work with scanning tunneling microscopy [BRGW82] and the atomic force microscope [BQG86], which was famously used by Don Eigler to spell "IBM" on the atomic scale [Bro90].

More recently, IBM has been focusing on quantumcomputing hardware with fewer qubits than that of D-Wave, but unlike D-Wave focuses on general-purpose qubits [Jon17b, Hac17, Sha17, Gil17]. In addition, IBM is the first to allow public access to its QC hardware [IBM16, Lee16, Viz17], which is based on transmon [Wik17f] work at Yale University [KYG+07]. This work has been extended to increase coherence times into the tens of microseconds [PSB+11, BKM+13, RGP+12]. IBM's publicly available QC hardware was used by about 40,000 different users running 275,000 experiments within its first year [Ker17], despite offering only five qubits having constrained entanglement. As of May 2017, sixteen- and seventeen-qubit systems are available from IBM, in September Intel delivered a test prototype of a seventeen-qubit system [Cor17], and in October IBM announced that it has constructed a fifty-qubit prototype [Kni17a].

In short, QC is generating great excitement and receiving substantial investment. It is quite possible that a yet-as-unknown QC player will drive a major gamechanging breakthrough. In the meantime, the next section evaluates technical progress in the QC arena.

#### 17.5.2 Quantum Computing Progress

QC systems have been making substantial Moore's-Lawstyle progress in a number of technical areas.

For example, Table 17.3 shows D-Wave's systems, availability dates, numbers of qubits, and years per doubling from that year to the present. This data hints at a Moore's-Law-like growth in qubits, albeit from an extremely limited data set. Further discussion will use




Figure 17.12: Coherence Time Trend

the (optimistic) long-term qubit doubling duration of 1.4 years. IBM Quantum Experience's May 2016 offering had but five qubits, but its May 2017 offering has sixteen qubits. The interval between the five-qubit and sixteenqubit systems represents a qubit doubling duration of less than eight months, but it remains to be seen whether IBM can sustain this pace. On the other hand, if QC can make good use of the process technology developed for classic computing, there is some possibility that the number of qubits might increase quite suddenly by many orders of magnitude. In addition, as of October 2017 IBM announced that it has prototyped a system with fifty qubits [Kni17a], which is more than triple the sixteenqubit system made available only five months prior. It is therefore quite possible that the current exponential growth in numbers of qubits might persist for some time time come.

Another approach is of course to reduce number of qubits required for a given problem [BGMT17]. However, as will be seen in Section 17.5.3.2, the need for quantum error correction increases the number of qubits required.

Another key element of QC progress is decoherence time. QC decoherence results from the fact that qubits are fragile, and decay over time. Of course, this is not unprecedented: After all, classical computing's ubiquitous dynamic RAM must be periodically refreshed. However, until someone comes up with a practical way to refresh qubits [CCB+17], increasing decoherence time allows a quantum algorithm to do more processing. Coherence time for superconducting qubits seems to be doubling every year, as shown in Figure 17.12 [IBM16]. Extrapolating this trend suggests that 10-second coherence times might be available in ten years time, which would bring more complex and long-running QC algorithms into the

realm of practicality, and might also reduce the need for complex error-correction schemes.

Finally, increasing the number of qubits that can be entangled (and the duration of the entanglement) is important for quantum algorithms such as Shor's integer-factorization algorithm [Sho97, KM06]. Murphy's Law would suggest that increasing the number of qubits that can be entangled would also decrease decoherence time, but time will tell.

There are some tantalizing hints that quantum-state readout might become more accurate [CCB<sup>+</sup>17], but it is not yet clear that these techniques apply to QC (as opposed to sensing and spectroscopy).

Researchers recently achieved entanglement of 3,000 rubidium atoms in gaseous state at a few tens of microkelvins [MZH<sup>+</sup>15], though it is unclear how this could be adapted for use in a QC system, which currently feature highly structured non-gaseous collections of qubits. Nevertheless, the current literature does not appear to provide enough data to permit reasonable extrapolation of entanglement capabilities.<sup>17</sup> Trends regarding QC operation times seem to be similarly obscure.

Despite all this progress, QC face significant challenges, which are the subject of the next section.

#### 17.5.3 Quantum Computing Challenges

Progress on QC has been exciting and good to see, but these systems are still quite crude by the standards of conventional computing. As Scott Crowder of IBM put it, "It's the 1940s again" [Jon17c]. For purposes of comparison, the oldest intact computer, the University of Melbourne's 1949 CSIRAC [Mus04, Dep06], ran at a core clock frequency of 1 kHz, consumed 30 kW of power, weighs three metric tons, is constructed of 2,000 vacuum tubes, and has 768 words of RAM implemented with acoustic mercury delay lines. And these last are two reasons why it is "intact" rather than "operational", given that neither metallic mercury nor exposed 600-volt wiring are looked upon favorably in 2017.<sup>18</sup> The steel tubes that once served as CSIRAC's main memory are therefore empty of mercury and the wiring is therefore free of current. Furthermore, since CSIRAC, tubes have been obsoleted by discrete transistors which were in turn obsoleted by multiple generations of integrated circuits.

 $<sup>^{17}</sup>$  Which is quite possibly the fault of the editor rather than that of the literature.

<sup>&</sup>lt;sup>18</sup> Both were considered to be perfectly acceptable as late as the early 1960s. Which is OK. The denizens of the 2060s will be no doubt be equally horrified by any number of unremarkable 2017 practices.




Figure 17.13: Qubit as Bloch Sphere

Mercury delay lines were obsoleted by glass delay lines which were obsoleted by magnetic core memory which were obsoleted by semiconductor DRAM, which might be on its way to being obsoleted by non-volatile RAM (NVRAM).

Nevertheless, the CSIRAC is believed to be the first computer to play a game and to play music. Similarly, we should expect future QC systems to look much different than current prototypes, but we nevertheless have reason to hope that, like CSIRAC, current QC prototypes will achieve notable milestones.

To shine some light on QC areas needing improvement, Section 17.5.3.1 looks at challenges posed by the QC programming model (and attempts to demystify some aspects), Section 17.5.3.2 looks at challenges surrounding qubit error rates, Section 17.5.3.3 presents energy-efficiency challenges posed by the ever-inconvenient Laws of Thermodynamics, Section 17.5.3.4 gives an overview of competitive challenges from the combination of classical computers and heuristics, Section 17.5.3.5 looks at simulation of QC systems on classical computers, and Section 17.5.3.6 hints at possible competitive challenges from mathematicians.

#### 17.5.3.1 Programming Model

The QC programming model is at best an acquired taste for developers with classic-computing experience. The remainder of this section covers qubits, quantum entanglement, and the likely relationship between QC hardware and classic computer hardware.


**Qubit** A qubit is sort of like a classic-computing bit, but only sort of. A qubit is said to:

- Be represented by a Bloch sphere, as shown in Figure 17.13.
- 2. Collapse to a zero (|0⟩) or a one (|1⟩) if measured, with probability being a function of the relative distance from |0⟩ and |1⟩, but projected onto the Z-axis. Thus, a qubit on the equator of the Bloch sphere has a 50 % probability of being measured as a one or as a zero, while a qubit on the 45°-north latitude would have a 14 % chance of being measured as one and 86 % chance of being measured as zero. This situation naturally causes developers to prefer a line segment—or a classic-computing bit—over a sphere.
- 3. Support only rotations on the Bloch sphere (in addition to the measurement operation).

It appears that the need for a Bloch sphere is mainly dictated by #3, the limitations on the quantum-mechanical operations currently available on the physical entities that represent qubits.

The basic non-entangling operators supported by IBM's Quantum Experience are as follows:

- **H:** Rotate  $180^{\circ}$  ( $\pi$  radians) about the Bloch-sphere X-Z axis, that is, about the  $45^{\circ}$  line on the X-Z plane. This rotates  $|0\rangle$  to the point at which the positive X-axis intersects the Bloch sphere, and rotates  $|1\rangle$  to the point at which the negative X-axis intersects the Bloch sphere. Either way, we get a qubit that is 50% one and 50% zero.
- **S:** Rotate 90° ( $\frac{\pi}{2}$  radians) about the Bloch-sphere Z-axis, which has no effect on qubits in the  $|0\rangle$  or  $|1\rangle$  states.
- **S**<sup>†</sup>: Rotate  $-90^{\circ}$  ( $-\frac{\pi}{2}$  radians) about the Bloch-sphere Z-axis, which has no effect on qubits in the  $|0\rangle$  or  $|1\rangle$  states. This operator is the inverse of S.
- **T:** Rotate 45° ( $\frac{\pi}{4}$  radians) about the Bloch-sphere Z-axis, which has no effect on qubits in the  $|0\rangle$  or  $|1\rangle$  states.
- **T**<sup>†</sup>: Rotate  $-45^{\circ}$  ( $-\frac{\pi}{4}$  radians) about the Bloch-sphere Z-axis, which has no effect on qubits in the  $|0\rangle$  or  $|1\rangle$  states. This operator is the inverse of T.
- **X:** Rotate  $180^{\circ}$  ( $\pi$  radians) about the Bloch-sphere X-axis, which takes  $|0\rangle$  to  $|1\rangle$  and vice versa.
- **Y:** Rotate 180° ( $\pi$  radians) about the Bloch-sphere Y-axis, which also takes  $|0\rangle$  to  $|1\rangle$  and vice versa.



**Figure 17.14:** QC Program as Quantum Experience Score

**Z:** Rotate 180° ( $\pi$  radians) about the Bloch-sphere Z-axis, which has no effect on qubits in the  $|0\rangle$  or  $|1\rangle$  states.

Measurement causes the qubit to collapse to either one or zero, based on the z-coordinate of the qubit. The probability of collapse to zero is:

$$\frac{1+z}{2} \tag{17.1}$$

Similarly, the probability of collapse to one is:

$$\frac{1-z}{2} \tag{17.2}$$

Thus, one (limited) way to think of a qubit is as a fixedpoint number ranging between zero and one, inclusive, based on these probabilities of collapse. Constants may be formed by starting with (say) a  $|0\rangle$  qubit and applying sequences of H, S, and T operations. For example, the constant 0.14 can be formed by applying an H,  $T^{\dagger}$ , and another H operation on a  $|0\rangle$  qubit as shown in Figure 17.14, in a manner not entirely unlike constant formation on classic computers with small immediate fields. However, given that IBM Q quantum operations consume on the order of 50-60 nanoseconds, this series of operations would consume around 150-180 nanoseconds. To measure the result to two digits would require the operation to be repeated on the order of 100 times, consuming 15-18 microseconds, ignoring setup and measurement time. During that time, classic-computing floating-point arithmetic could not only invert a modest matrix, it could also do so with more than ten digits of precision.

If this was all that QC provided, QC would be a rather slow and very low-quality analog computer. Given that digital computers obsoleted analog computers some decades back, this analogy might lead many developers to ignore QC and to use classic-computing floating point instead. However, QC provides a powerful capability covered in the next section.

**Entanglement** QC has the CNOT or *controlled-NOT* operator that *entangles* the pair of qubits operated on. Different uses of CNOT can force the two qubits to have the same value, opposite values, or other combinations of values (roughly speaking) defined by a Bloch-sphere vector. Entanglement can be used to implement constraints on the relationships of the entangled variables to each other, which could potentially make QC handle large optimization problems very efficiently.

Multiple CNOT operations can (in theory) entangle arbitrarily large numbers of qubits, which could replace very large numbers of classic-computing data structures representing relationships between different entities with entanglement of the qubits representing these entities. In theory, this could greatly reduce computational complexity, with Shor's polynomial-time algorithm for integer factorization [Sho97] being perhaps the best-known example. In practice, this sort of computation will require substantial improvements in QC hardware, though there is reason to hope for such improvement [MZH+15]. Many developers might also hope for advances in QC programming languages, for example, language constructs that do more than a single quantum operation on a single qubit, however, the current state of the QC art dictates that quantum operations are precious and must be carefully conserved. On the other hand, those of us with ample grey hair might actually feel a tinge of nostalgia for those long-lost years of our youth when classic-computing instructions and memory had to be just as carefully conserved.

QC as Computational Accelerator Given the small number of qubits and limited types of operations available on those qubits, current QC hardware is clearly not going to run anything resembling a modern operating system, let alone a modern software stack. Instead, QC hardware would more likely be deployed as an accelerator, similar to a GPGPU or FPGA, interesting speculation about quantum operating systems notwithstanding [CGWB17]. This situation is similar to the now-ancient external interrupt controllers, floating-point accelerators, and vector units that have long since been pulled onto the CPU chip. In contrast, as we will see in Section 17.5.3.3, it is very unlikely that QC hardware will be pulled into conventional CPUs, at least not unless future QC hardware runs at much higher temperatures.

In the near term, there are likely to be strict precision limitations on many types of QC computations. For many problems this is OK. After all if the input data is only precise to two digits, it should be OK for the output data to be precise to only two digits. If additional precision is required, the QC system can do the initial computation to two digits, and this result can be used as the starting point for a classic computation. This has proven a useful tactic for problems whose classic-computing algorithms converge very slowly far from the solution, but very quickly near the solution [KD07]. QC would be used to handle the portion of the computation for which classic computing is too slow, and classic computing would be used for the portion of the computation for which QC is too inaccurate.

It is hoped that splitting the problem over classic computing and QC hardware will result in great speedups, but there can be no denying that it greatly complicates the programming model.

Perhaps some time in the future it will be possible to extract state, including superposition and entanglement, from a QC system, and then reload it at a later time. Until this is possible, QC systems are dedicated accelerators that cannot be context-switched, except perhaps by partitioning a large QC system into smaller pieces, each piece being used by a different application. Of course, these sorts of dedicated-hardware approaches are perfectly acceptable in situations for which a batch (rather than timesliced) computing model is suitable.

Developers wishing more information on QC should refer to QC textbooks and IBM's Quantum Experience [IBM16]. Additional comparisons between QC and classic computing may be found in Sections 17.5.3.4 and 17.5.4.

#### 17.5.3.2 Error Rate

Quantum effects are subtle and subject to errors, as has been well-known all the way back to Heisenberg's uncertainty priniciple [Hei27] (or less well-known, but even more mind-bendingly, Bell's theorem [Bel64]). Error-correcting codes have therefore been proposed [CMS+15]. Other researchers are instead working to reduce QC error rates [SHK+08, PSB+11, BKM+13, RGP+12, TBG16]. This work has resulted in decoherence times approaching 100 microseconds, and decoherence times are increasing dramatically, as discussed in Section 17.5.2. However, although a 100-microseconds decoherence time is impressive for a QC system, it does not look at all good compared to the 64-millisecond refresh times normally specified for DRAM.<sup>19</sup>

Furthermore, given that IBM Q quantum operations consume on the order of 50-60 nanoseconds, it is not possible to carry out very many operations on a given qubit before it decoheres. For example, an algorithm requiring 10,000 quantum operations on a single qubit must wait for order-of-magnitude advances in the QC state of the art.

This situation should motivate additional research into extending coherence times, and in fact a 2013 paper demonstrated coherence times of more than 39 *minutes* [SSS+13]. Unfortunately, the quantum states used by this work involve atomic nuclei, which in turn require bulky nuclear magnetic resonance (NMR) machinery to read and write state, and the reading and the writing takes place at 4 K, that is, at the temperature of liquid helium. However, between reading and writing, the temperature of the sample may be raised to room temperature for extended periods without affecting the quantum state.

If the NMR requirement was not bad enough, many quantum algorithms require entanglement [Sho01]. Unfortunately, NMR systems use strong magnetic fields to align nuclear spins, and we cannot expect the exceedingly weak magnetic field of one nucleus to interact strongly with an adjacent nucleus, especially not with the electron clouds in the way.<sup>20</sup> Now, it is possible to use higherenergy nuclear state transition, whose photons are easily able to penetrate electron clouds. Unfortunately, these photons are also called "gamma rays", which enjoy the same sterling safety reputation enjoyed by the mercuryfilled steel tubes that served as CSIRAC's mercury-delayline memory. Worse yet, these gamma rays must be emitted in directions precisely aligning with the crystal lattice of whatever material is subjected to this punishment. On the plus side, given some magical (and radiation-proof) way to absorb momentum at opposite faces of this crystal, one might use these highly directional gamma rays to construct the gamma-ray laser that appears in so many science-fiction stories. A gamma-ray laser is no doubt an spectacularly bad idea, but there is no denying that it is also an spectacularly cool bad idea.<sup>21</sup>

Make no mistake, this 39-minute coherence time is an impressive achievement, but in the absence of nanoscale NMR systems [MKS<sup>+</sup>13] and highly directional and highly controlled gamma rays, it is hard to imagine creating an efficient computer based on this approach.

<sup>&</sup>lt;sup>19</sup> And these refresh times are set conservatively. DRAMs can typically hold charge for 1-10 seconds.

<sup>&</sup>lt;sup>20</sup> The magnetic fields of nuclei *can* interact directly via the nuclear Overhauser effect [Ove53], but this effect follows not merely the inverse square law, but instead an inverse sixth power law!

<sup>&</sup>lt;sup>21</sup> Hey, what would happen if someone took a sample of cobalt-60 and used an NMR to perfectly align all of its atomic nuclei! [WAH+57]

The extreme impracticality notwithstanding, the relatively warm operating temperatures are important, as discussed in Section 17.5.3.3.

As long as use of nuclear quantum states for QC resides in the realm of science fiction, we must use more fragile qubits and error correction. One approach is use of multiple physical qubits to represent a single logical qubit, continuously refreshing state in an manner reminiscent of DRAM [San14]. The more qubits, the lower the error rate must be, with error rates on the order of 10<sup>-8</sup> required for algorithms using a few hundred qubits [San14].

#### 17.5.3.3 Thermodynamics

QC computation is thermodynamically reversible, generating very little waste heat [Ben73, Fey85]. This means that in theory, quantum computers can avoid the Landauer limit [Lan61] of  $kT \ln 2$ , where k is the Boltzmann constant and T is the temperature in degrees Kelvin. Given that the Boltzmann constant is  $1.38 \times 10^{-23}$  J/K, and given the 0.015 K operating temperatures that IBM's Quantum Experience hardware runs at, this limit is indeed low:  $1.43 \times 10^{-25}$  J.

However, because of its thermodynamic reversibiltiy, QC is governed by an even lower limit:

$$\Delta E \ge \frac{\hbar}{2\Delta t} \tag{17.3}$$

Here  $\Delta E$  is the energy required to change the qubit in Joules,  $\Delta t$  is the time taken to change the qubit in seconds, and  $\hbar$  is Planck's constant, which is  $6.62 \times 10^{-34}$  J·s. For the 50-nanosecond switching times of IBM's Quantum Experience hardware, this limit is  $5.52 \times 10^{-27}$  J, more than an order of magnitude less than the Landauer limit.

Both of these limits are incredibly small, which holds out the promise of insanely energy-efficient computation, except that in practice, things don't work quite so nicely. For example, additional waste heat will be generated by initialization and measurement of the quantum state; by ionizing radiation; by thermal conduction, convection, and radiation from the QC's room-temperature surroundings; and by the need for quantum error correction, whether that error correction is implemented by duplicate qubits or by duplicate runs of the QC program. Unfortunately, it is not just the amount of heat generated that is important, but also the temperature at which this heat is generated.

The thermodynamic theoretical limit on the ability of a refrigerator to transport heat from a low temperature  $(T_L)$ 

**Table 17.4:** The Three Laws of Thermodynamics

Law of Thermodynamics	English Translation
Energy is conserved.	Can't win!
Entropy increases in closed systems.	Can't break even!
Entropy approaches a constant value as temperature approaches absolute zero.	Can't leave the game!

**Table 17.5:** Refrigeration Power Consumption

Situation	T(K)	$C_{ m P}$	Power per watt waste heat (W)
Dry Ice	195	1.990	0.5
Liquid N <sub>2</sub>	77	0.356	2.8
Liquid H <sub>2</sub>	20	0.073	13.7
Liquid He	4	0.0138	72.3
IBM Q	0.015	0.000051	19,500.0

to a high temperature ( $T_{\rm H}$ ) is given by the coefficient of performance ( $C_{\rm P}$ ):

$$C_{\rm P} = \frac{T_{\rm L}}{T_{\rm H} - T_{\rm L}} \tag{17.4}$$

This equation is related to the ever-inconvenient Laws of Thermodynamics, fancifully illustrated in Table 17.4.

The nominal temperature for IBM Q is 15 millikelvins, which certainly qualifies as a low  $T_L$ . Let's assume  $T_{\rm H}$  is 293 K (room temperature), in which case  $C_{\rm P}$  is 0.000051. This in turn means that it requires at least one watt of power into the refrigeration unit to transport 0.000051 watts of waste heat from the 15 millikelvin IBM Q out to room temperature. Put another way, 19.5 kW is required to remove one watt of waste heat. Thus, "very little waste heat" can nevertheless generate a significant power bill for refrigeration, albeit less than two-thirds of the power consumption of the CSIRAC machine discussed in Section 17.5.3. In addition, efficiently transporting data across such a large temperature differential can be challenging. These are but two reasons why you should not expect an IBM Q in your smartphone just yet. This situtation will also prevent current QC hardware from being pulled onto the CPU chip—the refrigeration costs would be prohibitive for a full-power chip, even allowing for the lower-power circuitry possible at low temperatures.<sup>22</sup>

<sup>&</sup>lt;sup>22</sup> Interestingly enough, ARM's low-power CPU family would face a less daunting refrigeration barrier to QC-on-a-chip.

One way to reduce the barrier to QC-on-a-chip would be to raise QC's operating temperature. Higher temperatures help because the refrigeration power required decreases dramatically with increasing temperature, as shown in Table 17.5. Therefore, high-temperature quantum systems amenable for QC use would greatly improve energy efficiency and ease transfer of data to and from the QC. Unfortunately, given the current state of the QC art, higher temperatures also sharply decrease coherence times. Therefore, for the foreseeable future, QC systems will need energy-hungry refrigeration systems, which means that QC systems need a high-value killer app.

Of course, if the value of the killer app is sufficiently high, 19.5 kW might be considered cheap. In this case, in the spirit of "plenty of room at the bottom" [Fey59], we might want even lower temperatures. For example, Bose-Einstein condensates (BECs) [oST01] form in the sub-microkelvin range, exhibiting interesting macro-scale quantum effects. It is not clear how one would construct any sort of computer from these condensates, nor how one would go about providing the 1.6 GW required to remove one watt of waste heat from a BEC-after all, even Emmett Brown's fictional flux capacitor required only 1.21 gigawatts. However, much remains to be explored in this realm of low-temperature exotic states of matter and energy, to say nothing of new materials, for but one example, perovskite [CGF<sup>+</sup>17]. Other avenues include increased pressure, given that diamond anvil cells [WLB59] can now reach 640 GPa [DDPA12], which is almost double the estimated pressure at the center of the earth. Such exploration is of course pure research, but if QC is at 1940s levels of development, pure research should have a significant role to play.

Either way, a killer app is absolutely necessary. Optimization might well be one such killer app, but as we will see in the next section, it has serious competition.

#### 17.5.3.4 Heuristics

Moore's Law for SAT [KS08, Fig. 2.3] shows that industrial-strength SAT solvers have advanced from handling "in a few hours" about 100 variables in 1990 to handling about 1,000,000 in 2010, an increase of four orders of magnitude in 20 years. This represents a doubling every 1.5 years, and this progress has continued. For example, in 2016, a software-verification application solved a 90,000,000-variable problem in 84 hours [LMKM16]. Others have noted similar exponential progress [Mal10, vMF2, vHvHLP07, MZ09, ESHO14]. This progress has been due to great advances in SAT-

solver heuristics [KS08, ZM02, Mal10, MZ09, AS09].

Although there are special SAT cases that have not yet succumbed to heuristics, perhaps most famously those requiring application of the pigeonhole principle [KS08, page 38], it seems safe to assume continued progress. And similar progress has also been achieved for other hard problems [Wik17d, Wik17g, Wik17c]. This should not be surprising, given that there is great economic value in improving logistics, hardware/software verification, electronic layout, and other problems that reduce to SAT or to other famous hard problems. This value can be expected to continue to drive significant research and development in this area, perhaps incorporating additional machine-learning work [HW09]. For example, perhaps machine-learning techniques will allow difficult cases to be detected so that alternative solution methods can be applied as needed.

Of course, much of this work has been heuristic and/or probabilistic, so it might at first glance seem unfair to compare them to QC algorithms. However, QC algorithms are inherently probabilistic due to error rates and measurement uncertainties, so the comparison is in fact eminently fair. This could be a severe challenge to mainstream QC, given the potential need for 90,000,000 qubits to address problems recently solved by very ordinary classical single-threaded SAT solvers [LMKM16].

Nor are these considerations solely theoretical. There has been work documenting a four-orders-of-magnitude performance advantage of D-Wave machines compared to classical software for certain algorithms [MW13]. This work achieved considerable traction in the popular press [Cho13]. However, another researcher has shown that classical software running single-threaded on desktop-class systems can have four-order-of-magnitude performance advantages over D-Wave hardware [Sel14a, Sel14b]. Still other researchers found no evidence of quantum speedup from D-Wave hardware for selected problems, though there might well be other problems for which D-Wave hardware produces such speedups [Cho14, RWJ<sup>+</sup>14]. Perhaps surprisingly, a D-Wave researcher argues that the search for quantum speedup is in some sense problematic [Ami15], however, it really does appear that evaluating QC system performance is not at all trivial [CD17, Lee17].

Nevertheless, limitations in hard-problem heuristics such as the pigeonhole principle for SAT solvers [KS08, page 38] provides some hope that a high-value QC killer app might someday emerge.

Unfortunately, heuristics are not the only threat to the

337

utility of QC systems. Classical computing systems are proving reasonably adept at simulating QC systems, as described in the next section.

#### 17.5.3.5 Quantum Simulation

IBM's Quantum Experience [IBM16] has provided a cloud-based classical-computing simulation of QC systems since 2016, and IBM has recently raised its QC-simulation game to 50 qubits [Kni17b]. Is it possible that classical computing's ability to simulate QC systems will outpace the capabilities of the QC systems themselves?

Although classical computing does seem to be putting up a good fight, simulating a QC system is still exponential in the number of qubits [Aar17]. What the 50-qubit simulation does is trade CPU time for memory, and not just a little memory, but rather between 3.0 and 4.5 TB of it. So although simulating a 50-qubit QC system is quite impressive, it is not something that most people will be running on their smartphones any time soon.

That said, it is quite possible that additional QC simulation advances are in the offing. It is truly an exciting race to be watching!

Advances in mathematics might also be a potent threat, as we will see in the next section.

#### 17.5.3.6 Mathematical Advances

One of the more tantalizing promises of QC is Shor's polynomial-time integer factorization algorithm [Sho97, Wik17e]. However, current polynomial-factoring algorithms are not inconsequential. For example, the maxima program can factor a 59-digit number<sup>23</sup> in less than 20 seconds single-threaded on an x86 laptop. Of course, this is a very small number compared to the 1,000-digit integers that would need to be factored in order to break RSA, and if integer factorization is exponential, RSA is quite safe.

However, an unexpected classic-computer polynomialtime integer primality test was recently devised [AKS04, Wik17a]. Who is to say that a classic-computer polynomial-time integer factorization algorithm won't soon follow?

It is all too easy to dismiss the possibility of mathematical solutions to hard problems. One way to avoid succumbing to this temptation is to consider the long list of major advances over the last 50 years:

**1970:** Proof that Hilbert's 10<sup>th</sup> problem is unsolvable.

**1975:** Fractals.

1976: Proof of the four-color problem.

**1984:** First polynomial-time algorithm for solving linear programming problems.

**1994:** Proof of Fermat's Last Theorem.

1998: Proof of Kepler's conjecture.

2002: Polynomial-time integer primality test.

**2002:** Proof of Catalan's conjecture.

**2003:** Proof of the Poincaré conjecture.

**2004:** Proof of the classification of finite simple groups.

**2013:** Proof that there is no bound on the values of pairs of primes differing by a finite number.

**2015:** Quasi-polynomial time solution to the graph isomorphism problem.

Several of these problems had stood for centuries, perhaps most famously Fermat's Last Theorem. The 2013 prime-pair result represents the first significant step forward on Euclid's 300BC twin-prime hypothesis, that is to say, the first significant step forward in more than two millennia.

Perhaps there is a race to solve hard problems in mathematics on the one hand and to perfect large-scale quantum computing on the other. If so, we can hope that the competition between these two approaches will be good for all concerned. The next section assesses QC's outlook based on its current competitive position with respect to classical computing.

#### 17.5.4 **Outlook**

So what is required for QC to take over the world?

This section looks at two aspects of this question: (1) "What is needed to make a production-quality QC system?" and (2) "What is the QC killer app?"

 $<sup>^{23}\ 63698321299468802831035558537099113360211126822411635339497,\\</sup> which is the product of 15780285428767, 15780285428771, and 255798667878176814448339699861021.$ 

#### 17.5.4.1 Production-Quality QC Systems

An industrial-strength QC system requires per-qubit error rates below the  $10^{-8}$  threshold, preferably far below. Shor's algorithm requires that a great many of these qubits be entangled, and also requires several thousand general-purpose qubits. Beating classical SAT solvers will require many millions of qubits. It must be possible to load data into and extract results from QC systems with high bandwidth and low latency. The power consumption of a QC system (including refrigeration) must be commensurate with the value of the problem being solved, and must also be competitive with classical computing systems solving the same problem.

At some point, an agreed-upon measure of the overall capability of a QC system will be needed. One early candidate is the concept of *quantum volume* [BBC<sup>+</sup>17], which incorporates number of qubits, number of operations until decoherence, connectivity, and parallelism. Past experience with other technologies indicates that quite a few more measures will be proposed, with some being more self-serving than others. Should multiple QC killer apps appear, it is likely that specialized measures will be tuned to the requirements of a given app.

Of course, such specialization requires that there actually be killer apps, which leads to the next section.

#### **17.5.4.2 QC** Killer Apps

This section evaluates five potential QC killer apps, Simon's periodicity problem, Shor's integer factorization algorithm, Grover's search algorithm, quantum mechanical dynamics, optimization problems, and gaming.

**Simon's Periodicity Problem** Simon's problem, as described by Shor [Sho01], requires computing the periodicity of a function. Let's assume that there is no polynomial-time classical algorithm solving this problem. The question then becomes "Why is solving this problem valuable?" At present, there is no known valuable use for this algorithm, other than Shor's algorithm, which is considered separately.

Shor's Integer Factorization Algorithm Shor's algorithm factors integers in polynomial time. This result would be quite valuable (if rather destructive), but current QC systems are nowhere near able to run Shor's algorithm on the thousand-digit numbers required to break RSA cryptography. This algorithm requires general-purpose highly entangled qubits, so we must start with IBM Q's

May 2017 sixteen-qubit system. Assuming D-Wave's 1.4 years per doubling, it will be about thirteen years before QC systems can break current-day RSA. On the other hand, if IBM sustains its 8-month doubling time, RSA has less than five years to live. Of course, both cases assume that QC surmounts the challenges called out in Section 17.5.3. Furthermore, it seems likely that a real implementation of Shor's algorithms would need additional qubits, as in about one hundred million of them [Cou17], which might significantly extend RSA's lifespan.

Nevertheless, even those who are only slightly paranoid might consider it to be not too early to start thinking in terms of replacing RSA.

**Grover's Search Algorithm** Grover's algorithm searches an unordered list of N items in  $O(\sqrt{N})$  time. This is mainly intended for implicit search for solutions as opposed to searching through data. To see why, keep in mind that before any data can be searched, that data list must be downloaded into the QC system, and that this download will have computational complexity O(n), where n is the number of data items. The competing classical system can use this time to sort the data or to construct any desired index over the data, and the computational complexity of these operations can be considered to be  $O(n \log_2 n)$ , after which the classical system can carry out the search in  $O(\log N)$  time, which is much faster than the  $O(\sqrt{N})$  time promised by Grover's algorithm.

**Quick Quiz 17.11:** What do you mean O(n) for classic-computing sorting/indexing and  $O(n \log_2 n)$  for classic-computing search? Hash tables do O(n) and O(1) respectively!!!

If there are to be *m* searches, then the overall computational complexity of Grover's algorithm is given by:

$$n + m\sqrt{n} \tag{17.5}$$

Similarly, for classical computing:

$$(n+m)\log_2 n \tag{17.6}$$

Forming the ratio, so that larger numbers indicate a win for classical computing:

$$\frac{n+m\sqrt{n}}{(n+m)\log_2 n} \tag{17.7}$$

Of course, one can pick n and m to favor either approach. It makes little sense to choose small m because

the winner of that race is a simple O(n) sequential scan. More interesting scenarios use larger values of m.

The first scenario looks at Equation 17.7 for large n and m. Let's keep life simple by first taking the limit as m increases:

$$\lim_{m \to \infty} \frac{n + m\sqrt{n}}{(n + m)\log_2 n} \Rightarrow \frac{\sqrt{n}}{\log_2 n}$$
 (17.8)

Next, we take the limit as n increases:

$$\lim_{n \to \infty} \frac{\sqrt{n}}{\log_2 n} \Rightarrow \frac{\log 2}{2} \sqrt{n} \tag{17.9}$$

This increases without limit, indicating the very large numbers of searches over very large data sets favors classical computing.

The second scenario assumes that the dataset is large, but that only some fraction p of the dataset is searched for. We therefore substitute m = pn into Equation 17.7:

$$\frac{n + pn\sqrt{n}}{(1+p)n\log_2 n} \tag{17.10}$$

Canceling *n*:

$$\frac{1 + p\sqrt{n}}{(1+p)\log_2 n} \tag{17.11}$$

Because we are interested in asymptotic behavior, we can ignore the 1 in the numerator, then cancel p, resulting in:

$$\frac{\sqrt{n}}{\log_2 n} \tag{17.12}$$

This is the same as Equation 17.8, so this arrangement also favors classical computing.

In a final attempt to show Grover's algorithm in a good light, the third scenario assumes that the dataset is large, but that the portion searched is given by  $m = n^{\alpha}$ . Substituting into Equation 17.7:

$$\frac{n + n^{\alpha} \sqrt{n}}{(n + n^{\alpha}) \log_2 n} \tag{17.13}$$

Simplifying:

$$\frac{n + n^{\alpha + \frac{1}{2}}}{(n + n^{\alpha})\log_2 n} \tag{17.14}$$

The asymptotic behavior of the numerator and denominator depend on the value of  $\alpha$ . For the numerator (Grover overhead):

$$\alpha \le \frac{1}{2} \quad \Rightarrow \quad n \tag{17.15}$$

$$\alpha > \frac{1}{2} \quad \Rightarrow \quad n^{\alpha + \frac{1}{2}} \tag{17.16}$$

For the denominator (classical-computing overhead):

$$\alpha \le 1 \implies n \log_2 n$$
 (17.17)

$$\alpha > 1 \implies n^{\alpha} \log_2 n$$
 (17.18)

The first range is  $\alpha \leq \frac{1}{2}$ , where the ratio is as follows:

$$\frac{n}{n\log_2 n} = \frac{1}{\log_2 n}$$
 (17.19)

And we finally have a regime that favors Grover's algorithm! The reason is that the slowly growing value of  $m = p^{\alpha}$  does not give classical computing enough searches to make up for its greater initialization-time computational complexity.

The second range is  $\frac{1}{2} < \alpha \le 1$ , where the ratio is as follows:

$$\frac{n^{\alpha + \frac{1}{2}}}{n \log_2 n} = \frac{n^{\alpha - \frac{1}{2}}}{\log_2 n}$$
 (17.20)

Because we know  $\alpha > \frac{1}{2}$  and of course  $n \ge 1$ , we know that this result is bounded below by Equation 17.8, so that this range again favors classical computing. The reason is that there are enough searches to make up for classical computing's greater initialization-time computational complexity.

The final range is  $\alpha > 1$ , where the ratio is as follows:

$$\frac{n^{\alpha + \frac{1}{2}}}{n^{\alpha} \log_2 n} \tag{17.21}$$

Cancelling  $n^{\alpha}$  yields:

$$\frac{\sqrt{n}}{\log_2 n} \tag{17.22}$$

This is exactly Equation 17.8, so that this range again favors classical computing, though interestingly enough not by as much as the  $\frac{1}{2} < \alpha \le 1$  range.

As long as there are enough searches to overcome classical computing's greater initialization-time computational complexity, classical computing beats Grover's algorithm.

That said, this analysis has some limitations:

- 1. Explicit lists are assumed. Implicit lists might well favor quantum computing.
- 2. Traditional sorting and indexing is assumed to result in the traditional  $O(\log N)$  computational complexity for classic-computing search.
- 3. Quantum computing is assumed to be capable of handling very large data sets.
- 4. Any required quantum error correction is assumed to incur constant overhead.
- 5. The data is stored on classical-computing systems. The analysis changes dramatically if the full dataset can be stored in the quantum computer.

Nevertheless, it does produce the useful rule of thumb that Grover's algorithm can asymptotically prevail if, for a dataset of n items,  $\sqrt{n}$  or fewer of them will be searched.

Again, most believe that Grover's algorithm would be better applied to more general searches, including searching for solutions to optimization problems. Optimization via QC is taken up later in this section.

Quantum Mechanical Dynamics Simulating quantum mechanical dynamics. It is believed that QC systems will be able to simulate themselves exponentially faster than classical systems will be able to simulate QC systems [Fey82]. However, the geometric constraints inherent in manufacturable QC systems suggests that classical systems have a chance to efficiently simulate quantum systems with less manufacturing-friendly geometries. Microsoft is nevertheless betting on quantum chemistry as being the initial QC killer app [Sim17], perhaps based on reconfigurable QC hardware. Nor is Microsoft alone: Chinese researchers are working to apply QC to model quantum photon interactions [Che17]. Google used a twoqubit system to model molecular hydrogen [Chi16] and is working on a compiler to translate from molecules to QC code [Chi17b]. In addition, IBM modeled not only molecular hydrogen, but also LiH and BeH2 using up to six qubits. IBM expects to deliver a more convincing proof of concept using a 50-qubit system.

In any case, given that quantum chemistry requires solving Schrödinger's equation, which in turn can require inverting gigabyte-sized sparse matrices, progress in this area would be quite valuable. One of QC's competitors might be machine learning, given the positive experiences with https://fold.it. It is also possible that another competitor might turn out to be the molecules

themselves [wCKH<sup>+</sup>17], though currently these methods are restricted to very small molecules. But it is worth noting that anything using the molecules themselves is by definition physical chemistry, and the big reason for applying classical computing to the quantum mechanical dynamics was to reduce cost and obtain results more quickly.

Of course, innovative combinations of physical chemistry and classical computing might well produce even better results, although a key word here is "might". For example, one recent advance employs a non-crystalline glass phase of water ice, extremely low temperatures, and an improved scanning tunneling electron microscope to create atomic-scale images of large proteins. This advance garnered its inventors the 2017 Nobel Prize in Chemistry [Roy17b, Tim17], and for good reason. Nevertheless, this technique is specialized to certain types of molecules in extreme conditions, leaving considerable scope for QC to prove its worth.

There are other problems that are provably out of the reach of classical computing, such as simulating quantum thermal Hall conductance. Unfortunately, such problems are also provably out of the reach of quantum computing [RK17, Chi17a].

Thus, quantum chemistry might still be QC's best killerapp bet.

**Optimization Problems** Earlier sections have discussed D-Wave's target market of optimization problems. Assuming that a QC algorithm for solving SAT requires only one qubit per variable, and assuming that D-Wave continues doubling qubits every 1.4 years, it will be 35 years before a D-Wave machine can reproduce Liang's SAT-based Linux-kernel RCU correctness proof [LMKM16].

Improved solutions to the famous Traveling Salesman Problem would be extremely valuable in reducing costs (and environmental impacts) of logistics, but current classic heuristics can find near-optimal solutions for hundreds of cities [MOF92] and polynomial-time algorithms that are guaranteed to find routes that are no more than 40 % longer than optimal for arbitrarily large numbers of cities [SV14], improving on the 50 % bound located a few decades earlier [Chr76]. As of 2006 TSP solvers were finding optimal solutions to 85,900-city problems [ABCC07]. Assuming one qubit per city and assuming that D-Wave continues doubling its systems' qubit counts every 1.4 years, it will take D-Wave more than seven years to produce a system capable of handling this

problem. However, it seems likely that one qubit per road segment (rather than per city) will be required, in which case far more qubits will be required, resulting in a very long wait indeed. Quantum computing might one day win this race, but there can be no doubt that classic-computing heuristics are putting up an impressive fight.

Gaming No section on killer apps for any sort of computer system could possibly be complete without some discussion of gaming. And it turns out that the first QC computer games appeared in early 2017 [Woo17a, Woo17b]. These games are extremely primitive, but the real surprise is that they exist at all. That said, gaming and entertainment have been driving forces behind a great many improvements in classical computing, so it is only reasonable to assume that they will also have a role to play in QC systems.

QC Killer App: Conclusions The two areas that seem to have the best chance of producing the killer app that QC so badly needs are quantum mechanical dynamics (perhaps most notably quantum chemistry) and optimization. However, neither of these areas is the sole property of QC: Classical computing is still very much in play. In short, the jury is still out on QC, consistent with the statement that "this is the '40s".

#### 17.5.5 QC Summary and Conclusions

Within the past decade, QC has made the move from pure theory to commercially available systems along with publicly accessible hardware. This is impressive progress, but the QC killer app has not yet been identified. One possible starting niche for QC contains problems that classic algorithms have special difficulty with, for example, the SAT pigeonhole problem or quantum chemistry. That said, classic-computing algorithms and heuristics are improving rapidly, which means that QC must hit a moving target. The jury is therefore still out on the economic viability of QC systems, but it seems likely that the competition between QC and classic systems will benefit everyone.

Assuming that the QC community reacts well to this competition, we can expect future QC systems to be as different from today's prototypes as current classic systems are from the 1949 CSIRAC. However, for the foreseeable future, QC systems are likely to be architected as computational accelerators attached to classic computing systems, which means that large software constructs like

operating systems will continue to run on classic computing systems rather than on QC systems. Current QC state-saving limitations suggest that QC hardware will be shared by partitioning rather than by context switching, however, as is also the case for a number of present-day devices that have large contexts.

Organizations and developers that can afford to do so should therefore invest in both QC and classic systems. However, those operating under tight constraints might reasonably choose to continue focusing solely on classic computing systems, looking to quantum effects only for quantum encryption/communication, which is already used in practice.

## Appendix A

#### "She Stoops to Conquer", Oliver Goldsmith

# **Important Questions**

The following sections discuss some important questions relating to SMP programming. Each section also shows how to *avoid* having to worry about the corresponding question, which can be extremely important if your goal is to simply get your SMP code working as quickly and painlessly as possible—which is an excellent goal, by the way!

Although the answers to these questions are often quite a bit less intuitive than they would be in a single-threaded setting, with a bit of work, they are not that difficult to understand. If you managed to master recursion, there is nothing in here that should pose an overwhelming challenge.

#### A.1 What Does "After" Mean?

"After" is an intuitive, but surprisingly difficult concept. An important non-intuitive issue is that code can be delayed at any point for any amount of time. Consider a producing and a consuming thread that communicate using a global struct with a timestamp "t" and integer fields "a", "b", and "c". The producer loops recording the current time (in seconds since 1970 in decimal), then updating the values of "a", "b", and "c", as shown in Listing A.1. The consumer code loops, also recording the current time, but also copying the producer's timestamp along with the fields "a", "b", and "c", as shown in Listing A.2. At the end of the run, the consumer outputs a list of anomalous recordings, e.g., where time has appeared to go backwards.

**Quick Quiz A.1:** What SMP coding errors can you see in these examples? See time.c for full code. ■

One might intuitively expect that the difference between the producer and consumer timestamps would be quite small, as it should not take much time for the pro-

Listing A.1: "After" Producer Function

```
1 /* WARNING: BUGGY CODE. */
 2 void *producer(void *ignored)
     int i = 0:
5
     producer_ready = 1;
     while (!goflag)
       sched_yield();
     while (goflag) {
       ss.t = dgettimeofday();
11
       ss.a = ss.c + 1;
       ss.b = ss.a + 1;
13
       ss.c = ss.b + 1;
14
15
    printf("producer exiting: %d samples\n", i);
    return (NULL);
```

ducer to record the timestamps or the values. An excerpt of some sample output on a dual-core 1 GHz x86 is shown in Table A.1. Here, the "seq" column is the number of times through the loop, the "time" column is the time of the anomaly in seconds, the "delta" column is the number of seconds the consumer's timestamp follows that of the producer (where a negative value indicates that the consumer has collected its timestamp before the producer did), and the columns labelled "a", "b", and "c" show the amount that these variables increased since the prior snapshot collected by the consumer.

Table A.1: "After" Program Sample Output

seq	time (seconds)	delta	a	b	c
17563:	1152396.251585	(-16.928)	27	27	27
18004:	1152396.252581	(-12.875)	24	24	24
18163:	1152396.252955	(-19.073)	18	18	18
18765:	1152396.254449	(-148.773)	216	216	216
19863:	1152396.256960	(-6.914)	18	18	18
21644:	1152396.260959	(-5.960)	18	18	18
23408:	1152396.264957	(-20.027)	15	15	15

Listing A.2: "After" Consumer Function

```
1 /* WARNING: BUGGY CODE. */
 2 void *consumer(void *ignored)
 3 {
 4
     struct snapshot_consumer curssc;
     int i = 0;
5
     int j = 0;
 6
8
     consumer_ready = 1;
9
     while (ss.t == 0.0) {
       sched_yield();
10
11
    }
     while (goflag) {
12
13
       curssc.tc = dgettimeofday();
       curssc.t = ss.t;
       curssc.a = ss.a;
       curssc.b = ss.b;
17
       curssc.c = ss.c;
       curssc.sequence = curseq;
18
19
       curssc.iserror = 0:
       if ((curssc.t > curssc.tc) ||
20
21
           modgreater(ssc[i].a, curssc.a) ||
22
           modgreater(ssc[i].b, curssc.b) ||
23
           modgreater(ssc[i].c, curssc.c) ||
24
           modgreater(curssc.a, ssc[i].a + maxdelta) ||
25
           modgreater(curssc.b, ssc[i].b + maxdelta) ||
26
           modgreater(curssc.c, ssc[i].c + maxdelta)) {
27
28
         curssc.iserror = 1;
29
       } else if (ssc[i].iserror)
         i++;
30
31
       ssc[i] = curssc;
32
       curseq++;
33
       if (i + 1 >= NSNAPS)
34
         break:
35
     printf("consumer exited, collected %d items of %d\n",
36
     i, curseq);
if (ssc[0].iserror)
37
38
       printf("0/%d: %.6f %.6f (%.3f) %d %d %d\n",
39
40
              ssc[0].sequence, ssc[j].t, ssc[j].tc,
               (ssc[j].tc - ssc[j].t) * 1000000,
41
42
              ssc[j].a, ssc[j].b, ssc[j].c);
     for (j = 0; j <= i; j++)
43
       if (ssc[j].iserror)
44
45
         printf("%d: %.6f (%.3f) %d %d %d\n",
46
                 ssc[j].sequence,
                 ssc[j].t, (ssc[j].tc - ssc[j].t) * 1000000,
47
                ssc[j].a - ssc[j - 1].a,

ssc[j].b - ssc[j - 1].b,
48
49
                ssc[j].c - ssc[j - 1].c);
50
51
     consumer_done = 1;
52 }
```

Why is time going backwards? The number in parentheses is the difference in microseconds, with a large number exceeding 10 microseconds, and one exceeding even 100 microseconds! Please note that this CPU can potentially execute more than 100,000 instructions in that time.

One possible reason is given by the following sequence of events:

- 1. Consumer obtains timestamp (Listing A.2, line 13).
- 2. Consumer is preempted.

- 3. An arbitrary amount of time passes.
- 4. Producer obtains timestamp (Listing A.1, line 10).
- 5. Consumer starts running again, and picks up the producer's timestamp (Listing A.2, line 14).

In this scenario, the producer's timestamp might be an arbitrary amount of time after the consumer's timestamp.

How do you avoid agonizing over the meaning of "after" in your SMP code?

Simply use SMP primitives as designed.

In this example, the easiest fix is to use locking, for example, acquire a lock in the producer before line 10 in Listing A.1 and in the consumer before line 13 in Listing A.2. This lock must also be released after line 13 in Listing A.1 and after line 17 in Listing A.2. These locks cause the code segments in lines 10-13 of Listing A.1 and in lines 13-17 of Listing A.2 to *exclude* each other, in other words, to run atomically with respect to each other. This is represented in Figure A.1: the locking prevents any of the boxes of code from overlapping in time, so that the consumer's timestamp must be collected after the prior producer's timestamp. The segments of code in each box in this figure are termed "critical sections"; only one such critical section may be executing at a given time.

```
Time
    Producer
      ss.t = dgettimeofday();
     ss.a = ss.c + 1;
     ss.b = ss.a + 1;
     ss.c = ss.b + 1;
               Consumer
                curssc.tc = gettimeofday();
               curssc.t = ss.t;
               curssc.a = ss.a;
               curssc.b = ss.b;
               curssc.c = ss.c;
     Producer
     ss.t = dgettimeofday();
     ss.a = ss.c + 1;
     ss.b = ss.a + 1;
     ss.c = ss.b + 1;
```

Figure A.1: Effect of Locking on Snapshot Collection

This addition of locking results in output as shown in Table A.2. Here there are no instances of time going backwards, instead, there are only cases with more than

1,000 counts difference between consecutive reads by the consumer.

Table A.2: Locked "After" Program Sample Output

seq	time (seconds)	delta	a	b	с
58597:	1156521.556296	(3.815)	1485	1485	1485
403927:	1156523.446636	(2.146)	2583	2583	2583

Quick Quiz A.2: How could there be such a large gap between successive consumer reads? See timelocked.c for full code.

In summary, if you acquire an exclusive lock, you *know* that anything you do while holding that lock will appear to happen after anything done by any prior holder of that lock. No need to worry about which CPU did or did not execute a memory barrier, no need to worry about the CPU or compiler reordering operations—life is simple. Of course, the fact that this locking prevents these two pieces of code from running concurrently might limit the program's ability to gain increased performance on multiprocessors, possibly resulting in a "safe but slow" situation. Chapter 6 describes ways of gaining performance and scalability in many situations.

However, in most cases, if you find yourself worrying about what happens before or after a given piece of code, you should take this as a hint to make better use of the standard primitives. Let these primitives do the worrying for you.

# **A.2** What is the Difference Between "Concurrent" and "Parallel"?

From a classic computing perspective, "concurrent" and "parallel" are clearly synonyms. However, this has not stopped many people from drawing distinctions between the two, and it turns out that these distinctions can be understood from a couple of different perspectives.

The first perspective treats "parallel" as an abbreviation for "data parallel", and treats "concurrent" as pretty much everything else. From this perspective, in parallel computing, each partition of the overall problem can proceed completely independently, with no communication with other partitions. In this case, little or no coordination among partitions is required. In contrast, concurrent computing might well have tight interdependencies, in the form of contended locks, transactions, or other synchronization mechanisms.

Quick Quiz A.3: Suppose a portion of a program

uses RCU read-side primitives as its only synchronization mechanism. Is this parallelism or concurrency? ■

This of course begs the question of why such a distinction matters, which brings us to the second perspective, that of the underlying scheduler. Schedulers come in a wide range of complexities and capabilities, and as a rough rule of thumb, the more tightly and irregularly a set of parallel processes communicate, the higher the level of sophistication is required from the scheduler. As such, parallel computing's avoidance of interdependencies means that parallel-computing programs run well on the least-capable schedulers. In fact, a pure parallel-computing program can run successfully after being arbitrarily subdivided and interleaved onto a uniprocessor. In contrast, concurrent-computing programs might well require extreme subtlety on the part of the scheduler.

One could argue that we should simply demand a reasonable level of competence from the scheduler, so that we could simply ignore any distinctions between parallelism and concurrency. Although this is often a good strategy, there are important situations where efficiency, performance, and scalability concerns sharply limit the level of competence that the scheduler can reasonably offer. One important example is when the scheduler is implemented in hardware, as it often is in SIMD units or GPGPUs. Another example is a workload where the units of work are quite short, so that even a software-based scheduler must make hard choices between subtlety on the one hand and efficiency on the other.

Now, this second perspective can be thought of as making the workload match the available scheduler, with parallel workloads able to operate on a simple scheduler and concurrent workloads requiring more sophisticated schedulers.

Unfortunately, this perspective does not always align with the dependency-based distinction put forth by the first perspective. For example, a highly interdependent lock-based workload with one thread per CPU can make do with a trivial scheduler because no scheduler decisions are required. In fact, some workloads of this type can even be run one after another on a sequential machine. Therefore, such a workload would be labeled "concurrent" by the first perspective and "parallel" by many taking the second perspective.

Quick Quiz A.4: In what part of the second (scheduler-based) perspective would the lock-based single-thread-per-CPU workload be considered "concurrent"? ■


<sup>&</sup>lt;sup>1</sup> Yes, this does mean that parallel-computing programs are bestsuited for sequential execution. Why did you ask?

Which is just fine. No rule that humankind writes carries any weight against objective reality, including the rule dividing multiprocessor programs into categories such as "concurrent" and "parallel".

This categorization failure does not mean such rules are useless, but rather that you should take on a suitably skeptical frame of mind when attempting to apply them to new situations. As always, use such rules where they apply and ignore them otherwise.

In fact, it is likely that new categories will arise in addition to parallel, concurrent, map-reduce, task-based, and so on. Some will stand the test of time, but good luck guessing which!

#### A.3 What Time Is It?



**Figure A.2:** What Time Is It?

A key issue with timekeeping on multicore computer systems is illustrated by Figure A.2. One problem is that it takes time to read out the time. An instruction might read from a hardware clock, and might have to go off-core (or worse yet, off-socket) to complete this read operation. It might also be necessary to do some computation on the value read out, for example, to convert it to the desired format, to apply network time protocol (NTP) adjustments, and so on. So does the time eventually returned correspond to the beginning of the resulting time interval, the end, or somewhere in between?

Worse yet, the thread reading the time might be interrupted or preempted. Furthermore, there will likely be some computation between reading out the time and the actual use of the time that has been read out. Both of these possibilities further extend the interval of uncertainty.

One approach is to read the time twice, and take the arithmetic mean of the two readings, perhaps one on each side of the operation being timestamped. The difference between the two readings is then a measure of uncertainty of the time at which the intervening operation occurred.

Of course, in many cases, the exact time is not necessary. For example, when printing the time for the benefit of a human user, we can rely on slow human reflexes to render internal hardware and software delays irrelevant. Similarly, if a server needs to timestamp the response to a client, any time between the reception of the request and the transmission of the response will do equally well.

## Appendix B

## "Toy" RCU Implementations

The toy RCU implementations in this section are designed not for high performance, practicality, or any kind of production use,<sup>1</sup> but rather for clarity. Nevertheless, you will need a thorough understanding of Chapters 2, 3, 4, 6, and 9 for even these toy RCU implementations to be easily understandable.

This section provides a series of RCU implementations in order of increasing sophistication, from the viewpoint of solving the existence-guarantee problem. Section B.1 presents a rudimentary RCU implementation based on simple locking, while Sections B.2 through B.9 present a series of simple RCU implementations based on locking, reference counters, and free-running counters. Finally, Section B.10 provides a summary and a list of desirable RCU properties.

#### **B.1** Lock-Based RCU

Perhaps the simplest RCU implementation leverages locking, as shown in Listing B.1 (rcu\_lock.h and rcu\_lock.c). In this implementation, rcu\_read\_lock() acquires a global spinlock, rcu\_read\_unlock() releases it, and synchronize\_rcu() acquires it then immediately releases it.

Because synchronize\_rcu() does not return until it has acquired (and released) the lock, it cannot return until all prior RCU read-side critical sections have completed, thus faithfully implementing RCU semantics. Of course, only one RCU reader may be in its read-side critical section at a time, which almost entirely defeats the purpose of RCU. In addition, the lock operations in rcu\_read\_lock() and rcu\_read\_unlock() are extremely heavyweight, with read-side overhead ranging from about

100 nanoseconds on a single POWER5 CPU up to more than 17 *microseconds* on a 64-CPU system. Worse yet, these same lock operations permit rcu\_read\_lock() to participate in deadlock cycles. Furthermore, in absence of recursive locks, RCU read-side critical sections cannot be nested, and, finally, although concurrent RCU updates could in principle be satisfied by a common grace period, this implementation serializes grace periods, preventing grace-period sharing.

**Quick Quiz B.1:** Why wouldn't any deadlock in the RCU implementation in Listing B.1 also be a deadlock in any other RCU implementation? ■

**Quick Quiz B.2:** Why not simply use reader-writer locks in the RCU implementation in Listing B.1 in order to allow RCU readers to proceed in parallel? ■

It is hard to imagine this implementation being useful in a production setting, though it does have the virtue of being implementable in almost any user-level application. Furthermore, similar implementations having one lock per CPU or using reader-writer locks have been used in production in the 2.4 Linux kernel.

A modified version of this one-lock-per-CPU approach, but instead using one lock per thread, is described in the next section.

#### **B.2** Per-Thread Lock-Based RCU

Listing B.2 (rcu\_lock\_percpu.h and rcu\_lock\_percpu.c) shows an implementation based on one lock per thread. The rcu\_read\_lock() and rcu\_read\_unlock() functions acquire and release, respectively, the current thread's lock. The synchronize\_rcu() function acquires and releases each thread's lock in turn. Therefore, all RCU read-side critical sections running when synchronize\_rcu() starts must have completed before

<sup>&</sup>lt;sup>1</sup> However, production-quality user-level RCU implementations are available [Des09b, DMS<sup>+</sup>12].

synchronize\_rcu() can return.

This implementation does have the virtue of permitting concurrent RCU readers, and does avoid the deadlock condition that can arise with a single global lock. Furthermore, the read-side overhead, though high at roughly 140 nanoseconds, remains at about 140 nanoseconds regardless of the number of CPUs. However, the update-side overhead ranges from about 600 nanoseconds on a single POWER5 CPU up to more than 100 *microseconds* on 64 CPUs.

**Quick Quiz B.3:** Wouldn't it be cleaner to acquire all the locks, and then release them all in the loop from lines 15-18 of Listing B.2? After all, with this change, there would be a point in time when there were no readers, simplifying things greatly.

**Quick Quiz B.4:** Is the implementation shown in Listing B.2 free from deadlocks? Why or why not? ■

Quick Quiz B.5: Isn't one advantage of the RCU algorithm shown in Listing B.2 that it uses only primitives that are widely available, for example, in POSIX pthreads? ■

This approach could be useful in some situations, given that a similar approach was used in the Linux 2.4 kernel [MM00].

The counter-based RCU implementation described next overcomes some of the shortcomings of the lock-based implementation.

### **B.3** Simple Counter-Based RCU

A slightly more sophisticated RCU implementation is shown in Listing B.3 (rcu\_rcg.h and rcu\_rcg.c). This implementation makes use of a global reference counter rcu\_refcnt defined on line 1. The rcu\_read\_lock() primitive atomically increments this counter, then executes a memory barrier to ensure that the RCU read-side

Listing B.1: Lock-Based RCU Implementation

```
1 static void rcu_read_lock(void)
2 {
3    spin_lock(&rcu_gp_lock);
4 }
5
6 static void rcu_read_unlock(void)
7 {
8    spin_unlock(&rcu_gp_lock);
9 }
10
11 void synchronize_rcu(void)
12 {
13    spin_lock(&rcu_gp_lock);
14    spin_unlock(&rcu_gp_lock);
15 }
```

Listing B.2: Per-Thread Lock-Based RCU Implementation

```
1 static void rcu_read_lock(void)
3
     spin_lock(&__get_thread_var(rcu_gp_lock));
6 static void rcu_read_unlock(void)
8
    spin_unlock(&__get_thread_var(rcu_gp_lock));
9 }
10
11 void synchronize_rcu(void)
12 {
13
    int t;
    for_each_running_thread(t) {
      spin_lock(&per_thread(rcu_gp_lock, t));
17
       spin_unlock(&per_thread(rcu_gp_lock, t));
18
```

Listing B.3: RCU Implementation Using Single Global Reference Counter

```
1 atomic_t rcu_refcnt;
 3 static void rcu_read_lock(void)
 4 {
     atomic_inc(&rcu_refcnt);
     smp_mb();
9
   static void rcu_read_unlock(void)
10 {
11
     atomic_dec(&rcu_refcnt);
13 }
14
15
   void synchronize rcu(void)
16 {
17
     while (atomic_read(&rcu_refcnt) != 0) {
19
      poll(NULL, 0, 10);
     smp_mb();
21
```

critical section is ordered after the atomic increment. Similarly, rcu\_read\_unlock() executes a memory barrier to confine the RCU read-side critical section, then atomically decrements the counter. The synchronize\_rcu() primitive spins waiting for the reference counter to reach zero, surrounded by memory barriers. The poll() on line 19 merely provides pure delay, and from a pure RCU-semantics point of view could be omitted. Again, once synchronize\_rcu() returns, all prior RCU read-side critical sections are guaranteed to have completed.

In happy contrast to the lock-based implementation shown in Section B.1, this implementation allows parallel execution of RCU read-side critical sections. In happy contrast to the per-thread lock-based implementation shown in Section B.2, it also allows them to be nested. In addition, the rcu\_read\_lock() primitive cannot pos-

sibly participate in deadlock cycles, as it never spins nor blocks.

Quick Quiz B.6: But what if you hold a lock across a call to synchronize\_rcu(), and then acquire that same lock within an RCU read-side critical section?

However, this implementations still has some serious shortcomings. First, the atomic operations in rcu\_read\_lock() and rcu\_read\_unlock() are still quite heavyweight, with read-side overhead ranging from about 100 nanoseconds on a single POWER5 CPU up to almost 40 *microseconds* on a 64-CPU system. This means that the RCU read-side critical sections have to be extremely long in order to get any real read-side parallelism. On the other hand, in the absence of readers, grace periods elapse in about 40 *nanoseconds*, many orders of magnitude faster than production-quality implementations in the Linux kernel.

Quick Quiz B.7: How can the grace period possibly elapse in 40 nanoseconds when synchronize\_rcu() contains a 10-millisecond delay? ■

Second, if there are many concurrent rcu\_read\_lock() and rcu\_read\_unlock() operations, there will be extreme memory contention on rcu\_refcnt, resulting in expensive cache misses. Both of these first two shortcomings largely defeat a major purpose of RCU, namely to provide low-overhead read-side synchronization primitives.

Finally, a large number of RCU readers with long readside critical sections could prevent synchronize\_rcu() from ever completing, as the global counter might never reach zero. This could result in starvation of RCU updates, which is of course unacceptable in production settings.

Quick Quiz B.8: Why not simply make rcu\_read\_lock() wait when a concurrent synchronize\_rcu() has been waiting too long in the RCU implementation in Listing B.3? Wouldn't that prevent synchronize\_rcu() from starving? ■

Therefore, it is still hard to imagine this implementation being useful in a production setting, though it has a bit more potential than the lock-based mechanism, for example, as an RCU implementation suitable for a high-stress debugging environment. The next section describes a variation on the reference-counting scheme that is more favorable to writers.

Listing B.4: RCU Global Reference-Count Pair Data

```
1 DEFINE_SPINLOCK(rcu_gp_lock);
2 atomic_t rcu_refcnt[2];
3 atomic_t rcu_idx;
4 DEFINE_PER_THREAD(int, rcu_nesting);
5 DEFINE_PER_THREAD(int, rcu_read_idx);
```

**Listing B.5:** RCU Read-Side Using Global Reference-Count Pair

```
1 static void rcu_read_lock(void)
 2 {
 3
     int i;
 4
     int n;
     n = __get_thread_var(rcu_nesting);
       i = atomic_read(&rcu_idx);
        __get_thread_var(rcu_read_idx) = i;
10
       atomic_inc(&rcu_refcnt[i]);
11
12
     __get_thread_var(rcu_nesting) = n + 1;
13
     smp_mb();
14 }
15
16 static void rcu_read_unlock(void)
17 {
18
     int i:
19
     int n;
20
21
     smp mb():
22
     n = __get_thread_var(rcu_nesting);
if (n == 1) {
23
24
        i = __get_thread_var(rcu_read_idx);
25
        atomic dec(&rcu refcnt[i]);
26
27
       _get_thread_var(rcu_nesting) = n - 1;
```

#### B.4 Starvation-Free Counter-Based RCU

Listing B.5 (rcu\_rcgp.h) shows the read-side primitives of an RCU implementation that uses a pair of reference counters (rcu\_refcnt[]), along with a global index that selects one counter out of the pair (rcu\_idx), a per-thread nesting counter rcu\_nesting, a per-thread snapshot of the global index (rcu\_read\_idx), and a global lock (rcu\_gp\_lock), which are themselves shown in Listing B.4.

**Design** It is the two-element rcu\_refcnt[] array that provides the freedom from starvation. The key point is that synchronize\_rcu() is only required to wait for pre-existing readers. If a new reader starts after a given instance of synchronize\_rcu() has already begun execution, then that instance of synchronize\_rcu() need not wait on that new reader. At any given time, when a given reader enters its RCU read-side critical section via rcu\_read\_lock(), it increments the element of the

rcu\_refcnt[] array indicated by the rcu\_idx variable. When that same reader exits its RCU read-side critical section via rcu\_read\_unlock(), it decrements whichever element it incremented, ignoring any possible subsequent changes to the rcu\_idx value.

This arrangement means that synchronize\_rcu() can avoid starvation by complementing the value of rcu\_idx, as in rcu\_idx = !rcu\_idx. Suppose that the old value of rcu\_idx was zero, so that the new value is one. New readers that arrive after the complement operation will increment rcu\_refcnt[1], while the old readers that previously incremented rcu\_refcnt[0] will decrement rcu\_refcnt[0] when they exit their RCU read-side critical sections. This means that the value of rcu\_refcnt[0] will no longer be incremented, and thus will be monotonically decreasing.<sup>2</sup> This means that all that synchronize\_rcu() need do is wait for the value of rcu\_refcnt[0] to reach zero.

With the background, we are ready to look at the implementation of the actual primitives.

Implementation The rcu\_read\_lock() primitive atomically increments the member of the rcu\_refcnt[] pair indexed by rcu\_idx, and keeps a snapshot of this index in the per-thread variable rcu\_read\_idx. The rcu\_read\_unlock() primitive then atomically decrements whichever counter of the pair that the corresponding rcu\_read\_lock() incremented. However, because only one value of rcu\_idx is remembered per thread, additional measures must be taken to permit nesting. These additional measures use the per-thread rcu\_nesting variable to track nesting.

To make all this work, line 6 of rcu\_read\_lock() in Listing B.5 picks up the current thread's instance of rcu\_nesting, and if line 7 finds that this is the outermost rcu\_read\_lock(), then lines 8-10 pick up the current value of rcu\_idx, save it in this thread's instance of rcu\_read\_idx, and atomically increment the selected element of rcu\_refcnt. Regardless of the value of rcu\_nesting, line 12 increments it. Line 13 executes a memory barrier to ensure that the RCU read-side critical section does not bleed out before the rcu\_read\_lock() code.

Similarly, the rcu\_read\_unlock() function executes a memory barrier at line 21 to ensure that the RCU read-side critical section does not bleed out after the rcu\_

Listing B.6: RCU Update Using Global Reference-Count Pair

```
1 void synchronize_rcu(void)
 3
    int i:
 5
     smp_mb();
     spin_lock(&rcu_gp_lock);
     i = atomic_read(&rcu_idx);
    atomic_set(&rcu_idx, !i);
     while (atomic_read(&rcu_refcnt[i]) != 0) {
      poll(NULL, 0, 10);
11
12
13
     smp_mb();
     atomic_set(&rcu_idx, i);
     smp mb();
     while (atomic_read(&rcu_refcnt[!i]) != 0) {
17
       poll(NULL, 0, 10);
18
     spin_unlock(&rcu_gp_lock);
    smp_mb();
```

read\_unlock() code. Line 22 picks up this thread's instance of rcu\_nesting, and if line 23 finds that this is the outermost rcu\_read\_unlock(), then lines 24 and 25 pick up this thread's instance of rcu\_read\_idx (saved by the outermost rcu\_read\_lock()) and atomically decrements the selected element of rcu\_refcnt. Regardless of the nesting level, line 27 decrements this thread's instance of rcu\_nesting.

Listing B.6 (rcu\_rcpg.c) shows the corresponding synchronize\_rcu() implementation. Lines 6 and 19 acquire and release rcu\_gp\_lock in order to prevent more than one concurrent instance of synchronize\_rcu(). Lines 7-8 pick up the value of rcu\_idx and complement it, respectively, so that subsequent instances of rcu\_read\_lock() will use a different element of rcu\_refcnt than did preceding instances. Lines 10-12 then wait for the prior element of rcu\_refcnt to reach zero, with the memory barrier on line 9 ensuring that the check of rcu\_refcnt is not reordered to precede the complementing of rcu\_idx. Lines 13-18 repeat this process, and line 20 ensures that any subsequent reclamation operations are not reordered to precede the checking of rcu\_refcnt.

**Quick Quiz B.9:** Why the memory barrier on line 5 of synchronize\_rcu() in Listing B.6 given that there is a spin-lock acquisition immediately after? ■

**Quick Quiz B.10:** Why is the counter flipped twice in Listing B.6? Shouldn't a single flip-and-wait cycle be sufficient? ■

This implementation avoids the update-starvation issues that could occur in the single-counter implementation shown in Listing B.3.

<sup>&</sup>lt;sup>2</sup> There is a race condition that this "monotonically decreasing" statement ignores. This race condition will be dealt with by the code for synchronize\_rcu(). In the meantime, I suggest suspending disbelief.

**Discussion** There are still some serious shortcomings. First, the atomic operations in rcu\_read\_lock() and rcu\_read\_unlock() are still quite heavyweight. In fact, they are more complex than those of the single-counter variant shown in Listing B.3, with the read-side primitives consuming about 150 nanoseconds on a single POWER5 CPU and almost 40 *microseconds* on a 64-CPU system. The update-side synchronize\_rcu() primitive is more costly as well, ranging from about 200 nanoseconds on a single POWER5 CPU to more than 40 *microseconds* on a 64-CPU system. This means that the RCU read-side critical sections have to be extremely long in order to get any real read-side parallelism.

Second, if there are many concurrent rcu\_read\_lock() and rcu\_read\_unlock() operations, there will be extreme memory contention on the rcu\_refcnt elements, resulting in expensive cache misses. This further extends the RCU read-side critical-section duration required to provide parallel read-side access. These first two shortcomings defeat the purpose of RCU in most situations.

Third, the need to flip rcu\_idx twice imposes substantial overhead on updates, especially if there are large numbers of threads.

Finally, despite the fact that concurrent RCU updates could in principle be satisfied by a common grace period, this implementation serializes grace periods, preventing grace-period sharing.

Quick Quiz B.11: Given that atomic increment and decrement are so expensive, why not just use non-atomic increment on line 10 and a non-atomic decrement on line 25 of Listing B.5? ■

Despite these shortcomings, one could imagine this variant of RCU being used on small tightly coupled multi-processors, perhaps as a memory-conserving implementation that maintains API compatibility with more complex implementations. However, it would not likely scale well beyond a few CPUs.

The next section describes yet another variation on the reference-counting scheme that provides greatly improved read-side performance and scalability.

#### **B.5** Scalable Counter-Based RCU

Listing B.8 (rcu\_rcpl.h) shows the read-side primitives of an RCU implementation that uses per-thread pairs of reference counters. This implementation is quite similar to that shown in Listing B.5, the only difference being that rcu\_refcnt is now a per-thread array (as shown

Listing B.7: RCU Per-Thread Reference-Count Pair Data

```
1 DEFINE_SPINLOCK(rcu_gp_lock);
2 DEFINE_PER_THREAD(int [2], rcu_refcnt);
3 atomic_t rcu_idx;
4 DEFINE_PER_THREAD(int, rcu_nesting);
5 DEFINE_PER_THREAD(int, rcu_read_idx);
```

**Listing B.8:** RCU Read-Side Using Per-Thread Reference-Count Pair

```
1 static void rcu_read_lock(void)
 2 {
 3
     n = __get_thread_var(rcu_nesting);
       i = atomic_read(&rcu_idx);
       __get_thread_var(rcu_read_idx) = i;
10
       __get_thread_var(rcu_refcnt)[i]++;
11
     __get_thread_var(rcu_nesting) = n + 1;
13
     smp_mb();
14 }
15
16 static void rcu_read_unlock(void)
17 {
19
     int n;
20
     smp_mb();
     n = __get_thread_var(rcu_nesting);
23
     if (n == 1) {
24
        i = __get_thread_var(rcu_read_idx);
25
        __get_thread_var(rcu_refcnt)[i]--;
26
27
       get thread var(rcu nesting) = n - 1:
```

in Listing B.7). As with the algorithm in the previous section, use of this two-element array prevents readers from starving updaters. One benefit of per-thread rcu\_refcnt[] array is that the rcu\_read\_lock() and rcu\_read\_unlock() primitives no longer perform atomic operations.

Quick Quiz B.12: Come off it! We can see the atomic\_read() primitive in rcu\_read\_lock()!!! So why are you trying to pretend that rcu\_read\_lock() contains no atomic operations???

Listing B.9 (rcu\_rcpl.c) shows the implementation of synchronize\_rcu(), along with a helper function named flip\_counter\_and\_wait(). The synchronize\_rcu() function resembles that shown in Listing B.6, except that the repeated counter flip is replaced by a pair of calls on lines 22 and 23 to the new helper function.

The new flip\_counter\_and\_wait() function updates the rcu\_idx variable on line 5, executes a memory barrier on line 6, then lines 7-11 spin on each thread's prior rcu\_refcnt element, waiting for it to go to zero.

Listing B.9: RCU Update Using Per-Thread Reference-Count
Pair

```
1 static void flip_counter_and_wait(int i)
 2 {
 3
     int t;
 5
     atomic_set(&rcu_idx, !i);
 6
     smp mb():
     for each thread(t) {
       while (per_thread(rcu_refcnt, t)[i] != 0) {
  poll(NULL, 0, 10);
 8
 9
10
    }
11
     smp_mb();
12
13 }
14
15 void synchronize rcu(void)
16
17
     int i:
18
19
     smp_mb():
20
     spin_lock(&rcu_gp_lock);
21
     i = atomic_read(&rcu_idx);
22
     flip_counter_and_wait(i);
23
     flip_counter_and_wait(!i);
24
     spin_unlock(&rcu_gp_lock);
25
     smp_mb();
26 }
```

Once all such elements have gone to zero, it executes another memory barrier on line 12 and returns.

This RCU implementation imposes important new requirements on its software environment, namely, (1) that it be possible to declare per-thread variables, (2) that these per-thread variables be accessible from other threads, and (3) that it is possible to enumerate all threads. These requirements can be met in almost all software environments, but often result in fixed upper bounds on the number of threads. More-complex implementations might avoid such bounds, for example, by using expandable hash tables. Such implementations might dynamically track threads, for example, by adding them on their first call to rcu\_read\_lock().

**Quick Quiz B.13:** Great, if we have *N* threads, we can have 2*N* ten-millisecond waits (one set per flip\_counter\_and\_wait() invocation, and even that assumes that we wait only once for each thread. Don't we need the grace period to complete *much* more quickly?

This implementation still has several shortcomings. First, the need to flip rcu\_idx twice imposes substantial overhead on updates, especially if there are large numbers of threads.

Second, synchronize\_rcu() must now examine a number of variables that increases linearly with the number of threads, imposing substantial overhead on applications with large numbers of threads.

**Listing B.10:** RCU Read-Side Using Per-Thread Reference-Count Pair and Shared Update Data

```
1 DEFINE_SPINLOCK(rcu_gp_lock);
2 DEFINE_PER_THREAD(int [2], rcu_refcnt);
3 long rcu_idx;
4 DEFINE_PER_THREAD(int, rcu_nesting);
5 DEFINE_PER_THREAD(int, rcu_read_idx);
```

Third, as before, although concurrent RCU updates could in principle be satisfied by a common grace period, this implementation serializes grace periods, preventing grace-period sharing.

Finally, as noted in the text, the need for per-thread variables and for enumerating threads may be problematic in some software environments.

That said, the read-side primitives scale very nicely, requiring about 115 nanoseconds regardless of whether running on a single-CPU or a 64-CPU POWER5 system. As noted above, the synchronize\_rcu() primitive does not scale, ranging in overhead from almost a microsecond on a single POWER5 CPU up to almost 200 microseconds on a 64-CPU system. This implementation could conceivably form the basis for a production-quality user-level RCU implementation.

The next section describes an algorithm permitting more efficient concurrent RCU updates.

#### B.6 Scalable Counter-Based RCU With Shared Grace Periods

Listing B.11 (rcu\_rcpls.h) shows the read-side primitives for an RCU implementation using per-thread reference count pairs, as before, but permitting updates to share grace periods. The main difference from the earlier implementation shown in Listing B.8 is that rcu\_idx is now a long that counts freely, so that line 8 of Listing B.11 must mask off the low-order bit. We also switched from using atomic\_read() and atomic\_set() to using READ\_ONCE(). The data is also quite similar, as shown in Listing B.10, with rcu\_idx now being a long instead of an atomic t.

Listing B.12 (rcu\_rcpls.c) shows the implementation of synchronize\_rcu() and its helper function flip\_counter\_and\_wait(). These are similar to those in Listing B.9. The differences in flip\_counter\_and\_wait() include:

1. Line 6 uses WRITE\_ONCE() instead of atomic\_set(), and increments rather than complementing.

**Listing B.11:** RCU Read-Side Using Per-Thread Reference-Count Pair and Shared Update

```
1 static void rcu_read_lock(void)
 3
     int i;
 4
     int n;
 5
     n = __get_thread_var(rcu_nesting);
     if (n == 0) {
 8
       i = READ_ONCE(rcu_idx) & 0x1;
       __get_thread_var(rcu_read_idx) = i;
10
       __get_thread_var(rcu_refcnt)[i]++;
11
12
     __get_thread_var(rcu_nesting) = n + 1;
13
     smp_mb();
14 }
15
16 static void rcu_read_unlock(void)
17
18
19
20
21
22
         __get_thread_var(rcu_nesting);
23
24
        i = __get_thread_var(rcu_read_idx);
25
        __get_thread_var(rcu_refcnt)[i]--;
26
27
     __get_thread_var(rcu_nesting) = n - 1;
```

**Listing B.12:** RCU Shared Update Using Per-Thread Reference-Count Pair

```
1 static void flip counter and wait(int ctr)
2 {
3
    int i:
4
    int t;
5
6
    WRITE_ONCE(rcu_idx, ctr + 1);
     i = ctr & 0x1;
8
     smp_mb();
9
     for_each_thread(t) {
       while (per_thread(rcu_refcnt, t)[i] != 0) {
10
11
        poll(NULL, 0, 10);
12
       }
13
    }
    smp_mb();
15 }
17 void synchronize rcu(void)
18 {
     int oldctr;
21
     smp_mb();
     oldctr = READ_ONCE(rcu_idx);
     smp_mb();
     spin_lock(&rcu_gp_lock);
     ctr = READ_ONCE(rcu_idx);
26
     if (ctr - oldctr \geq 3) {
28
       spin_unlock(&rcu_gp_lock);
29
       smp_mb();
30
       return:
31
32
    flip_counter_and_wait(ctr);
     if (ctr - oldctr < 2)
33
34
       flip counter and wait(ctr + 1);
     spin_unlock(&rcu_gp_lock);
35
     smp_mb();
36
```

2. A new line 7 masks the counter down to its bottom bit.

The changes to synchronize\_rcu() are more pervasive:

- 1. There is a new oldctr local variable that captures the pre-lock-acquisition value of rcu\_idx on line 23.
- Line 26 uses READ\_ONCE() instead of atomic\_ read().
- 3. Lines 27-30 check to see if at least three counter flips were performed by other threads while the lock was being acquired, and, if so, releases the lock, does a memory barrier, and returns. In this case, there were two full waits for the counters to go to zero, so those other threads already did all the required work.
- 4. At lines 33-34, flip\_counter\_and\_wait() is only invoked a second time if there were fewer than two counter flips while the lock was being acquired. On the other hand, if there were two counter flips, some other thread did one full wait for all the counters to go to zero, so only one more is required.

With this approach, if an arbitrarily large number of threads invoke synchronize\_rcu() concurrently, with one CPU for each thread, there will be a total of only three waits for counters to go to zero.

Despite the improvements, this implementation of RCU still has a few shortcomings. First, as before, the need to flip rcu\_idx twice imposes substantial overhead on updates, especially if there are large numbers of threads.

Second, each updater still acquires rcu\_gp\_lock, even if there is no work to be done. This can result in a severe scalability limitation if there are large numbers of concurrent updates. There are ways of avoiding this, as was done in a production-quality real-time implementation of RCU for the Linux kernel [McK07a].

Third, this implementation requires per-thread variables and the ability to enumerate threads, which again can be problematic in some software environments.

Finally, on 32-bit machines, a given update thread might be preempted long enough for the rcu\_idx counter to overflow. This could cause such a thread to force an unnecessary pair of counter flips. However, even if each grace period took only one microsecond, the offending thread would need to be preempted for more than an hour, in which case an extra pair of counter flips is likely the least of your worries.

Listing B.13: Data for Free-Running Counter Using RCU

```
1 DEFINE_SPINLOCK(rcu_gp_lock);
2 long rcu_gp_ctr = 0;
3 DEFINE_PER_THREAD(long, rcu_reader_gp);
4 DEFINE_PER_THREAD(long, rcu_reader_gp_snap);
```

As with the implementation described in Section B.3, the read-side primitives scale extremely well, incurring roughly 115 nanoseconds of overhead regardless of the number of CPUs. The synchronize\_rcu() primitive is still expensive, ranging from about one microsecond up to about 16 microseconds. This is nevertheless much cheaper than the roughly 200 microseconds incurred by the implementation in Section B.5. So, despite its shortcomings, one could imagine this RCU implementation being used in production in real-life applications.

Quick Quiz B.14: All of these toy RCU implementations have either atomic operations in rcu\_read\_lock() and rcu\_read\_unlock(), or synchronize\_rcu() overhead that increases linearly with the number of threads. Under what circumstances could an RCU implementation enjoy light-weight implementations for all three of these primitives, all having deterministic (O(1)) overheads and latencies? ■

Referring back to Listing B.11, we see that there is one global-variable access and no fewer than four accesses to thread-local variables. Given the relatively high cost of thread-local accesses on systems implementing POSIX threads, it is tempting to collapse the three thread-local variables into a single structure, permitting rcu\_read\_lock() and rcu\_read\_unlock() to access their thread-local data with a single thread-local-storage access. However, an even better approach would be to reduce the number of thread-local accesses to one, as is done in the next section.

# **B.7 RCU Based on Free-Running Counter**

Listing B.14 (rcu.h and rcu.c) shows an RCU implementation based on a single global free-running counter that takes on only even-numbered values, with data shown in Listing B.13. The resulting rcu\_read\_lock() implementation is extremely straightforward. Lines 3 and 4 simply add one to the global free-running rcu\_gp\_ctr variable and stores the resulting odd-numbered value into the rcu\_reader\_gp per-thread variable. Line 5 executes a memory barrier to prevent the content of the subsequent RCU read-side critical section from "leaking out".

Listing B.14: Free-Running Counter Using RCU

```
1 static void rcu_read_lock(void)
3
     __get_thread_var(rcu_reader_gp) =
       ACCESS_ONCE(rcu_gp_ctr) + 1;
 5
     smp_mb();
 6 }
 8 static void rcu_read_unlock(void)
9
10
     __get_thread_var(rcu_reader_gp) =
11
       ACCESS_ONCE(rcu_gp_ctr);
12
13 }
15
   void synchronize rcu(void)
17
     int t:
18
     smp_mb();
     spin_lock(&rcu_gp_lock);
20
21
     ACCESS_ONCE(rcu_gp_ctr) += 2;
     smp_mb();
23
     for_each_thread(t) {
       while ((per_thread(rcu_reader_gp, t) & 0x1) &&
24
25
                ((per_thread(rcu_reader_gp, t)
                 ACCESS_ONCE(rcu_gp_ctr)) < 0)) {
26
27
         poll(NULL, 0, 10);
28
29
     spin_unlock(&rcu_gp_lock);
30
31
     smp_mb();
32 }
```

The rcu\_read\_unlock() implementation is similar. Line 10 executes a memory barrier, again to prevent the prior RCU read-side critical section from "leaking out". Lines 11 and 12 then copy the rcu\_gp\_ctr global variable to the rcu\_reader\_gp per-thread variable, leaving this per-thread variable with an even-numbered value so that a concurrent instance of synchronize\_rcu() will know to ignore it.

Quick Quiz B.15: If any even value is sufficient to tell synchronize\_rcu() to ignore a given task, why don't lines 10 and 11 of Listing B.14 simply assign zero to rcu\_reader\_gp? ■

Thus, synchronize\_rcu() could wait for all of the per-thread rcu\_reader\_gp variables to take on evennumbered values. However, it is possible to do much better than that because synchronize\_rcu() need only wait on pre-existing RCU read-side critical sections. Line 19 executes a memory barrier to prevent prior manipulations of RCU-protected data structures from being reordered (by either the CPU or the compiler) to follow the increment on line 21. Line 20 acquires the rcu\_gp\_lock (and line 30 releases it) in order to prevent multiple synchronize\_rcu() instances from running concurrently. Line 21 then increments the global rcu\_gp\_ctr variable by two, so that all pre-existing RCU

read-side critical sections will have corresponding perthread rcu\_reader\_gp variables with values less than that of rcu\_gp\_ctr, modulo the machine's word size. Recall also that threads with even-numbered values of rcu\_reader\_gp are not in an RCU read-side critical section, so that lines 23-29 scan the rcu\_reader\_gp values until they all are either even (line 24) or are greater than the global rcu\_gp\_ctr (lines 25-26). Line 27 blocks for a short period of time to wait for a pre-existing RCU read-side critical section, but this can be replaced with a spin-loop if grace-period latency is of the essence. Finally, the memory barrier at line 31 ensures that any subsequent destruction will not be reordered into the preceding loop.

**Quick Quiz B.16:** Why are the memory barriers on lines 19 and 31 of Listing B.14 needed? Aren't the memory barriers inherent in the locking primitives on lines 20 and 30 sufficient? ■

This approach achieves much better read-side performance, incurring roughly 63 nanoseconds of overhead regardless of the number of POWER5 CPUs. Updates incur more overhead, ranging from about 500 nanoseconds on a single POWER5 CPU to more than 100 *microseconds* on 64 such CPUs.

Quick Quiz B.17: Couldn't the update-side batching optimization described in Section B.6 be applied to the implementation shown in Listing B.14? ■

This implementation suffers from some serious short-comings in addition to the high update-side overhead noted earlier. First, it is no longer permissible to nest RCU read-side critical sections, a topic that is taken up in the next section. Second, if a reader is preempted at line 3 of Listing B.14 after fetching from rcu\_gp\_ctr but before storing to rcu\_reader\_gp, and if the rcu\_gp\_ctr counter then runs through more than half but less than all of its possible values, then synchronize\_rcu() will ignore the subsequent RCU read-side critical section. Third and finally, this implementation requires that the enclosing software environment be able to enumerate threads and maintain per-thread variables.

**Quick Quiz B.18:** Is the possibility of readers being preempted in lines 3-4 of Listing B.14 a real problem, in other words, is there a real sequence of events that could lead to failure? If not, why not? If so, what is the sequence of events, and how can the failure be addressed?

**Listing B.15:** Data for Nestable RCU Using a Free-Running Counter

```
1 DEFINE_SPINLOCK(rcu_gp_lock);
2 #define RCU_GP_CTR_SHIFT 7
3 #define RCU_GP_CTR_BOTTOM_BIT (1 << RCU_GP_CTR_SHIFT)
4 #define RCU_GP_CTR_NEST_MASK (RCU_GP_CTR_BOTTOM_BIT - 1)
5 long rcu_gp_ctr = 0;
6 DEFINE_PER_THREAD(long, rcu_reader_gp);</pre>
```

Listing B.16: Nestable RCU Using a Free-Running Counter

```
1 static void rcu_read_lock(void)
 2 {
 3
     long tmp;
     long *rrgp;
     rrgp = &__get_thread_var(rcu_reader_gp);
     tmp = *rrgp;
     if ((tmp & RCU_GP_CTR_NEST_MASK) == 0)
       tmp = ACCESS_ONCE(rcu_gp_ctr);
10
     tmp++;
11
     *rrgp = tmp:
     smp_mb();
12
13
14
15
   static void rcu read unlock(void)
16
17
     long tmp:
18
19
     smp mb():
     __get_thread_var(rcu_reader_gp)--;
20
21 }
22
23
   void synchronize_rcu(void)
24
25
     int t:
26
27
     smp_mb();
28
     spin_lock(&rcu_gp_lock);
29
     ACCESS_ONCE(rcu_gp_ctr) +=
30
       RCU_GP_CTR_BOTTOM_BIT;
31
     smp_mb();
32
     for_each_thread(t) {
33
       while (rcu_gp_ongoing(t) &&
34
               ((per_thread(rcu_reader_gp, t) -
                 rcu_gp_ctr) < 0)) {
35
36
         poll(NULL, 0, 10);
37
38
39
     spin_unlock(&rcu_gp_lock);
40
41 }
```

# **B.8** Nestable RCU Based on Free-Running Counter

Listing B.16 (rcu\_nest.h and rcu\_nest.c) show an RCU implementation based on a single global freerunning counter, but that permits nesting of RCU readside critical sections. This nestability is accomplished by reserving the low-order bits of the global rcu\_gp\_ ctr to count nesting, using the definitions shown in Listing B.15. This is a generalization of the scheme in Section B.7, which can be thought of as having a single low-order bit reserved for counting nesting depth. Two C-preprocessor macros are used to arrange this, RCU\_GP\_CTR\_NEST\_MASK and RCU\_GP\_CTR\_BOTTOM\_BIT. These are related: RCU\_GP\_CTR\_NEST\_MASK=RCU\_GP\_CTR\_BOTTOM\_BIT—1. The RCU\_GP\_CTR\_BOTTOM\_BIT macro contains a single bit that is positioned just above the bits reserved for counting nesting, and the RCU\_GP\_CTR\_NEST\_MASK has all one bits covering the region of rcu\_gp\_ctr used to count nesting. Obviously, these two C-preprocessor macros must reserve enough of the low-order bits of the counter to permit the maximum required nesting of RCU read-side critical sections, and this implementation reserves seven bits, for a maximum RCU read-side critical-section nesting depth of 127, which should be well in excess of that needed by most applications.

The resulting rcu\_read\_lock() implementation is still reasonably straightforward. Line 6 places a pointer to this thread's instance of rcu\_reader\_gp into the local variable rrgp, minimizing the number of expensive calls to the pthreads thread-local-state API. Line 7 records the current value of rcu\_reader\_gp into another local variable tmp, and line 8 checks to see if the low-order bits are zero, which would indicate that this is the outermost rcu\_read\_lock(). If so, line 9 places the global rcu\_gp\_ctr into tmp because the current value previously fetched by line 7 is likely to be obsolete. In either case, line 10 increments the nesting depth, which you will recall is stored in the seven low-order bits of the counter. Line 11 stores the updated counter back into this thread's instance of rcu\_reader\_gp, and, finally, line 12 executes a memory barrier to prevent the RCU read-side critical section from bleeding out into the code preceding the call to rcu\_read\_lock().

In other words, this implementation of rcu\_read\_lock() picks up a copy of the global rcu\_gp\_ctr unless the current invocation of rcu\_read\_lock() is nested within an RCU read-side critical section, in which case it instead fetches the contents of the current thread's instance of rcu\_reader\_gp. Either way, it increments whatever value it fetched in order to record an additional nesting level, and stores the result in the current thread's instance of rcu\_reader\_gp.

Interestingly enough, despite their rcu\_read\_lock() differences, the implementation of rcu\_read\_unlock() is broadly similar to that shown in Section B.7. Line 19 executes a memory barrier in order to prevent the RCU read-side critical section from bleeding out into code following the call to rcu\_read\_unlock(), and line 20 decrements this thread's instance of rcu\_reader\_gp, which has the effect of decrementing the nesting count contained in

```
Listing B.17: Data for Quiescent-State-Based RCU
```

- 1 DEFINE\_SPINLOCK(rcu\_gp\_lock);
- 2 long rcu\_gp\_ctr = 0;
- 3 DEFINE\_PER\_THREAD(long, rcu\_reader\_qs\_gp);

rcu\_reader\_gp's low-order bits. Debugging versions of this primitive would check (before decrementing!) that these low-order bits were non-zero.

The implementation of synchronize\_rcu() is quite similar to that shown in Section B.7. There are two differences. The first is that lines 29 and 30 adds RCU\_GP\_CTR\_BOTTOM\_BIT to the global rcu\_gp\_ctr instead of adding the constant "2", and the second is that the comparison on line 33 has been abstracted out to a separate function, where it checks the bit indicated by RCU\_GP\_CTR\_BOTTOM\_BIT instead of unconditionally checking the low-order bit.

This approach achieves read-side performance almost equal to that shown in Section B.7, incurring roughly 65 nanoseconds of overhead regardless of the number of POWER5 CPUs. Updates again incur more overhead, ranging from about 600 nanoseconds on a single POWER5 CPU to more than 100 *microseconds* on 64 such CPUs.

**Quick Quiz B.19:** Why not simply maintain a separate per-thread nesting-level variable, as was done in previous section, rather than having all this complicated bit manipulation?

This implementation suffers from the same shortcomings as does that of Section B.7, except that nesting of RCU read-side critical sections is now permitted. In addition, on 32-bit systems, this approach shortens the time required to overflow the global rcu\_gp\_ctr variable. The following section shows one way to greatly increase the time required for overflow to occur, while greatly reducing read-side overhead.

Quick Quiz B.20: Given the algorithm shown in Listing B.16, how could you double the time required to overflow the global rcu\_gp\_ctr? ■

**Quick Quiz B.21:** Again, given the algorithm shown in Listing B.16, is counter overflow fatal? Why or why not? If it is fatal, what can be done to fix it? ■

#### B.9 RCU Based on Quiescent States

Listing B.18 (rcu\_qs.h) shows the read-side primitives used to construct a user-level implementation of RCU

Listing B.18: Quiescent-State-Based RCU Read Side

```
1 static void rcu_read_lock(void)
2 {
3 }
5 static void rcu_read_unlock(void)
6 {
7 }
8
9 rcu_quiescent_state(void)
11
    smp_mb();
     __get_thread_var(rcu_reader_qs_gp) =
       ACCESS_ONCE(rcu_gp_ctr) + 1;
13
15 }
17 static void rcu_thread_offline(void)
18 {
19
     smp mb():
     __get_thread_var(rcu_reader_qs_gp) =
       ACCESS_ONCE(rcu_gp_ctr);
21
    smp_mb();
23 }
25 static void rcu_thread_online(void)
26 {
    rcu_quiescent_state();
```

based on quiescent states, with the data shown in Listing B.17. As can be seen from lines 1-7 in the listing, the rcu\_read\_lock() and rcu\_read\_unlock() primitives do nothing, and can in fact be expected to be inlined and optimized away, as they are in server builds of the Linux kernel. This is due to the fact that quiescent-statebased RCU implementations approximate the extents of RCU read-side critical sections using the aforementioned quiescent states. Each of these quiescent states contains a call to rcu quiescent state(), which is shown from lines 9-15 in the listing. Threads entering extended quiescent states (for example, when blocking) may instead call rcu\_thread\_offline() (lines 17-23) when entering an extended quiescent state and then call rcu\_thread\_ online() (lines 25-28) when leaving it. As such, rcu\_thread\_online() is analogous to rcu\_read\_ lock() and rcu\_thread\_offline() is analogous to rcu\_read\_unlock(). In addition, rcu\_quiescent\_ state() can be thought of as a rcu\_thread\_online() immediately followed by a rcu\_thread\_offline().3 It is illegal to invoke rcu\_quiescent\_state(), rcu\_ thread\_offline(), or rcu\_thread\_online() from an RCU read-side critical section.

In rcu\_quiescent\_state(), line 11 executes a

memory barrier to prevent any code prior to the quiescent state (including possible RCU read-side critical sections) from being reordered into the quiescent state. Lines 12-13 pick up a copy of the global rcu\_gp\_ctr, using ACCESS\_ONCE() to ensure that the compiler does not employ any optimizations that would result in rcu\_ gp\_ctr being fetched more than once, and then adds one to the value fetched and stores it into the per-thread rcu\_ reader\_qs\_gp variable, so that any concurrent instance of synchronize rcu() will see an odd-numbered value, thus becoming aware that a new RCU read-side critical section has started. Instances of synchronize\_rcu() that are waiting on older RCU read-side critical sections will thus know to ignore this new one. Finally, line 14 executes a memory barrier, which prevents subsequent code (including a possible RCU read-side critical section) from being re-ordered with the lines 12-13.

Quick Quiz B.22: Doesn't the additional memory barrier shown on line 14 of Listing B.18 greatly increase the overhead of rcu\_quiescent\_state? ■

Some applications might use RCU only occasionally, but use it very heavily when they do use it. Such applications might choose to use rcu\_thread\_online() when starting to use RCU and rcu\_thread\_offline() when no longer using RCU. The time between a call to rcu\_thread\_offline() and a subsequent call to rcu\_thread\_online() is an extended quiescent state, so that RCU will not expect explicit quiescent states to be registered during this time.

The rcu\_thread\_offline() function simply sets the per-thread rcu\_reader\_qs\_gp variable to the current value of rcu\_gp\_ctr, which has an even-numbered value. Any concurrent instances of synchronize\_rcu() will thus know to ignore this thread.

**Quick Quiz B.23:** Why are the two memory barriers on lines 19 and 22 of Listing B.18 needed? ■

The rcu\_thread\_online() function simply invokes rcu\_quiescent\_state(), thus marking the end of the extended quiescent state.

Listing B.19 (rcu\_qs.c) shows the implementation of synchronize\_rcu(), which is quite similar to that of the preceding sections.

This implementation has blazingly fast read-side primitives, with an rcu\_read\_lock()-rcu\_read\_unlock() round trip incurring an overhead of roughly 50 *picoseconds*. The synchronize\_rcu() overhead ranges from about 600 nanoseconds on a single-CPU POWER5 system up to more than 100 microseconds on a 64-CPU

<sup>&</sup>lt;sup>3</sup> Although the code in the listing is consistent with rcu\_quiescent\_state() being the same as rcu\_thread\_online() immediately followed by rcu\_thread\_offline(), this relationship is obscured by performance optimizations.

Listing B.19: RCU Update Side Using Quiescent States

```
1 void synchronize_rcu(void)
2 {
3
    int t:
5
     smp mb();
     spin_lock(&rcu_gp_lock);
     rcu_gp_ctr += 2;
     smp_mb();
     for_each_thread(t) {
       while (rcu_gp_ongoing(t) &&
11
              ((per_thread(rcu_reader_qs_gp, t) -
12
                rcu_gp_ctr) < 0)) {
13
         poll(NULL, 0, 10);
14
    spin_unlock(&rcu_gp_lock);
17
    smp_mb();
18 }
```

system.

Quick Quiz B.24: To be sure, the clock frequencies of POWER systems in 2008 were quite high, but even a 5 GHz clock frequency is insufficient to allow loops to be executed in 50 picoseconds! What is going on here? ■

However, this implementation requires that each thread either invoke rcu\_quiescent\_state() periodically or to invoke rcu\_thread\_offline() for extended quiescent states. The need to invoke these functions periodically can make this implementation difficult to use in some situations, such as for certain types of library functions.

Quick Quiz B.25: Why would the fact that the code is in a library make any difference for how easy it is to use the RCU implementation shown in Listings B.18 and B.19? ■

Quick Quiz B.26: But what if you hold a lock across a call to synchronize\_rcu(), and then acquire that same lock within an RCU read-side critical section? This should be a deadlock, but how can a primitive that generates absolutely no code possibly participate in a deadlock cycle? ■

In addition, this implementation does not permit concurrent calls to synchronize\_rcu() to share grace periods. That said, one could easily imagine a production-quality RCU implementation based on this version of RCU.

## **B.10** Summary of Toy RCU Implementations

If you made it this far, congratulations! You should now have a much clearer understanding not only of RCU itself, but also of the requirements of enclosing software environments and applications. Those wishing an even deeper understanding are invited to read descriptions of production-quality RCU implementations [DMS<sup>+</sup>12, McK07a, McK08a, McK09a].

The preceding sections listed some desirable properties of the various RCU primitives. The following list is provided for easy reference for those wishing to create a new RCU implementation.

- There must be read-side primitives (such as rcu\_read\_lock()) and rcu\_read\_unlock()) and grace-period primitives (such as synchronize\_rcu()) and call\_rcu()), such that any RCU read-side critical section in existence at the start of a grace period has completed by the end of the grace period.
- RCU read-side primitives should have minimal overhead. In particular, expensive operations such as cache misses, atomic instructions, memory barriers, and branches should be avoided.
- 3. RCU read-side primitives should have *O* (1) computational complexity to enable real-time use. (This implies that readers run concurrently with updaters.)
- 4. RCU read-side primitives should be usable in all contexts (in the Linux kernel, they are permitted everywhere except in the idle loop). An important special case is that RCU read-side primitives be usable within an RCU read-side critical section, in other words, that it be possible to nest RCU read-side critical sections.
- RCU read-side primitives should be unconditional, with no failure returns. This property is extremely important, as failure checking increases complexity and complicates testing and validation.
- Any operation other than a quiescent state (and thus a grace period) should be permitted in an RCU readside critical section. In particular, irrevocable operations such as I/O should be permitted.
- It should be possible to update an RCU-protected data structure while executing within an RCU readside critical section.
- 8. Both RCU read-side and update-side primitives should be independent of memory allocator design and implementation, in other words, the same RCU implementation should be able to protect a given

- data structure regardless of how the data elements are allocated and freed.
- 9. RCU grace periods should not be blocked by threads that halt outside of RCU read-side critical sections. (But note that most quiescent-state-based implementations violate this desideratum.)

**Quick Quiz B.27:** Given that grace periods are prohibited within RCU read-side critical sections, how can an RCU data structure possibly be updated while in an RCU read-side critical section? ■

## **Appendix C**

## Why Memory Barriers?

So what possessed CPU designers to cause them to inflict memory barriers on poor unsuspecting SMP software designers?

In short, because reordering memory references allows much better performance, and so memory barriers are needed to force ordering in things like synchronization primitives whose correct operation depends on ordered memory references.

Getting a more detailed answer to this question requires a good understanding of how CPU caches work, and especially what is required to make caches really work well. The following sections:

- 1. present the structure of a cache,
- describe how cache-coherency protocols ensure that CPUs agree on the value of each location in memory, and, finally,
- outline how store buffers and invalidate queues help caches and cache-coherency protocols achieve high performance.

We will see that memory barriers are a necessary evil that is required to enable good performance and scalability, an evil that stems from the fact that CPUs are orders of magnitude faster than are both the interconnects between them and the memory they are attempting to access.

#### C.1 Cache Structure

Modern CPUs are much faster than are modern memory systems. A 2006 CPU might be capable of executing ten instructions per nanosecond, but will require many tens of nanoseconds to fetch a data item from main memory. This disparity in speed—more than two orders of magnitude—has resulted in the multi-megabyte caches

found on modern CPUs. These caches are associated with the CPUs as shown in Figure C.1, and can typically be accessed in a few cycles.<sup>1</sup>




Figure C.1: Modern Computer System Cache Structure

Data flows among the CPUs' caches and memory in fixed-length blocks called "cache lines", which are normally a power of two in size, ranging from 16 to 256 bytes. When a given data item is first accessed by a given CPU, it will be absent from that CPU's cache, meaning that a "cache miss" (or, more specifically, a "startup" or "warmup" cache miss) has occurred. The cache miss means that the CPU will have to wait (or be "stalled") for hundreds of cycles while the item is fetched from memory. However, the item will be loaded into that CPU's cache, so that subsequent accesses will find it in the cache and therefore run at full speed.

After some time, the CPU's cache will fill, and subse-

<sup>&</sup>lt;sup>1</sup> It is standard practice to use multiple levels of cache, with a small level-one cache close to the CPU with single-cycle access time, and a larger level-two cache with a longer access time, perhaps roughly ten clock cycles. Higher-performance CPUs often have three or even four levels of cache.

	Way 0	Way 1
0x0	0x12345000	
0x1	0x12345100	
0x2	0x12345200	
0x3	0x12345300	
0x4	0x12345400	
0x5	0x12345500	
0x6	0x12345600	
0x7	0x12345700	
8x0	0x12345800	
0x9	0x12345900	
0xA	0x12345A00	
0xB	0x12345B00	
0xC	0x12345C00	
0xD	0x12345D00	
0xE	0x12345E00	0x43210E00
0xF		

Figure C.2: CPU Cache Structure

quent misses will likely need to eject an item from the cache in order to make room for the newly fetched item. Such a cache miss is termed a "capacity miss", because it is caused by the cache's limited capacity. However, most caches can be forced to eject an old item to make room for a new item even when they are not yet full. This is due to the fact that large caches are implemented as hardware hash tables with fixed-size hash buckets (or "sets", as CPU designers call them) and no chaining, as shown in Figure C.2.

This cache has sixteen "sets" and two "ways" for a total of 32 "lines", each entry containing a single 256-byte "cache line", which is a 256-byte-aligned block of memory. This cache line size is a little on the large size, but makes the hexadecimal arithmetic much simpler. In hardware parlance, this is a two-way set-associative cache, and is analogous to a software hash table with sixteen buckets, where each bucket's hash chain is limited to at most two elements. The size (32 cache lines in this case) and the associativity (two in this case) are collectively called the cache's "geometry". Since this cache is implemented in hardware, the hash function is extremely simple: extract four bits from the memory address.

In Figure C.2, each box corresponds to a cache entry, which can contain a 256-byte cache line. However, a cache entry can be empty, as indicated by the empty boxes in the figure. The rest of the boxes are flagged with the memory address of the cache line that they contain. Since the cache lines must be 256-byte aligned, the low eight bits of each address are zero, and the choice of hardware hash function means that the next-higher four bits match the hash line number.

The situation depicted in the figure might arise if the program's code were located at address 0x43210E00 through 0x43210EFF, and this program accessed data sequentially from 0x12345000 through 0x12345EFF. Suppose that the program were now to access location 0x12345F00. This location hashes to line 0xF, and both ways of this line are empty, so the corresponding 256byte line can be accommodated. If the program were to access location 0x1233000, which hashes to line 0x0, the corresponding 256-byte cache line can be accommodated in way 1. However, if the program were to access location 0x1233E00, which hashes to line 0xE, one of the existing lines must be ejected from the cache to make room for the new cache line. If this ejected line were accessed later, a cache miss would result. Such a cache miss is termed an "associativity miss".

Thus far, we have been considering only cases where a CPU reads a data item. What happens when it does a write? Because it is important that all CPUs agree on the value of a given data item, before a given CPU writes to that data item, it must first cause it to be removed, or "invalidated", from other CPUs' caches. Once this invalidation has completed, the CPU may safely modify the data item. If the data item was present in this CPU's cache, but was read-only, this process is termed a "write miss". Once a given CPU has completed invalidating a given data item from other CPUs' caches, that CPU may repeatedly write (and read) that data item.

Later, if one of the other CPUs attempts to access the data item, it will incur a cache miss, this time because the first CPU invalidated the item in order to write to it. This type of cache miss is termed a "communication miss", since it is usually due to several CPUs using the data items to communicate (for example, a lock is a data item that is used to communicate among CPUs using a mutual-exclusion algorithm).

Clearly, much care must be taken to ensure that all CPUs maintain a coherent view of the data. With all this fetching, invalidating, and writing, it is easy to imagine data being lost or (perhaps worse) different CPUs having conflicting values for the same data item in their respective caches. These problems are prevented by "cache-coherency protocols", described in the next section.

#### **C.2** Cache-Coherence Protocols

Cache-coherency protocols manage cache-line states so as to prevent inconsistent or lost data. These protocols can be quite complex, with many tens of states,<sup>2</sup> but for our purposes we need only concern ourselves with the four-state MESI cache-coherence protocol.

#### C.2.1 MESI States

MESI stands for "modified", "exclusive", "shared", and "invalid", the four states a given cache line can take on using this protocol. Caches using this protocol therefore maintain a two-bit state "tag" on each cache line in addition to that line's physical address and data.

A line in the "modified" state has been subject to a recent memory store from the corresponding CPU, and the corresponding memory is guaranteed not to appear in any other CPU's cache. Cache lines in the "modified" state can thus be said to be "owned" by the CPU. Because this cache holds the only up-to-date copy of the data, this cache is ultimately responsible for either writing it back to memory or handing it off to some other cache, and must do so before reusing this line to hold other data.

The "exclusive" state is very similar to the "modified" state, the single exception being that the cache line has not yet been modified by the corresponding CPU, which in turn means that the copy of the cache line's data that resides in memory is up-to-date. However, since the CPU can store to this line at any time, without consulting other CPUs, a line in the "exclusive" state can still be said to be owned by the corresponding CPU. That said, because the corresponding value in memory is up to date, this cache can discard this data without writing it back to memory or handing it off to some other CPU.

A line in the "shared" state might be replicated in at least one other CPU's cache, so that this CPU is not permitted to store to the line without first consulting with other CPUs. As with the "exclusive" state, because the corresponding value in memory is up to date, this cache can discard this data without writing it back to memory or handing it off to some other CPU.

A line in the "invalid" state is empty, in other words, it holds no data. When new data enters the cache, it is placed into a cache line that was in the "invalid" state if possible. This approach is preferred because replacing a line in any other state could result in an expensive cache miss should the replaced line be referenced in the future.

Since all CPUs must maintain a coherent view of the data carried in the cache lines, the cache-coherence proto-

col provides messages that coordinate the movement of cache lines through the system.

#### **C.2.2** MESI Protocol Messages

Many of the transitions described in the previous section require communication among the CPUs. If the CPUs are on a single shared bus, the following messages suffice:

#### Read:

The "read" message contains the physical address of the cache line to be read.

#### **Read Response:**

The "read response" message contains the data requested by an earlier "read" message. This "read response" message might be supplied either by memory or by one of the other caches. For example, if one of the caches has the desired data in "modified" state, that cache must supply the "read response" message.

#### **Invalidate:**

The "invalidate" message contains the physical address of the cache line to be invalidated. All other caches must remove the corresponding data from their caches and respond.

#### **Invalidate Acknowledge:**

A CPU receiving an "invalidate" message must respond with an "invalidate acknowledge" message after removing the specified data from its cache.

#### **Read Invalidate:**

The "read invalidate" message contains the physical address of the cache line to be read, while at the same time directing other caches to remove the data. Hence, it is a combination of a "read" and an "invalidate", as indicated by its name. A "read invalidate" message requires both a "read response" and a set of "invalidate acknowledge" messages in reply.

#### Writeback:

The "writeback" message contains both the address and the data to be written back to memory (and perhaps "snooped" into other CPUs' caches along the way). This message permits caches to eject lines in the "modified" state as needed to make room for other data.

**Quick Quiz C.1:** Where does a writeback message originate from and where does it go to? ■

<sup>&</sup>lt;sup>2</sup> See Culler et al. [CSG99] pages 670 and 671 for the nine-state and 26-state diagrams for SGI Origin2000 and Sequent (now IBM) NUMA-Q, respectively. Both diagrams are significantly simpler than real life.

Interestingly enough, a shared-memory multiprocessor system really is a message-passing computer under the covers. This means that clusters of SMP machines that use distributed shared memory are using message passing to implement shared memory at two different levels of the system architecture.

**Quick Quiz C.2:** What happens if two CPUs attempt to invalidate the same cache line concurrently? ■

Quick Quiz C.3: When an "invalidate" message appears in a large multiprocessor, every CPU must give an "invalidate acknowledge" response. Wouldn't the resulting "storm" of "invalidate acknowledge" responses totally saturate the system bus? ■

**Quick Quiz C.4:** If SMP machines are really using message passing anyway, why bother with SMP at all? ■

#### C.2.3 MESI State Diagram

A given cache line's state changes as protocol messages are sent and received, as shown in Figure C.3.




Figure C.3: MESI Cache-Coherency State Diagram

The transition arcs in this figure are as follows:

#### **Transition (a):**

A cache line is written back to memory, but the CPU retains it in its cache and further retains the right to modify it. This transition requires a "writeback" message.

#### Transition (b):

The CPU writes to the cache line that it already had exclusive access to. This transition does not require any messages to be sent or received.

#### **Transition (c):**

The CPU receives a "read invalidate" message for a cache line that it has modified. The CPU must invalidate its local copy, then respond with both a "read response" and an "invalidate acknowledge" message, both sending the data to the requesting CPU and indicating that it no longer has a local copy.

#### **Transition (d):**

The CPU does an atomic read-modify-write operation on a data item that was not present in its cache. It transmits a "read invalidate", receiving the data via a "read response". The CPU can complete the transition once it has also received a full set of "invalidate acknowledge" responses.

#### **Transition (e):**

The CPU does an atomic read-modify-write operation on a data item that was previously read-only in its cache. It must transmit "invalidate" messages, and must wait for a full set of "invalidate acknowledge" responses before completing the transition.

#### **Transition (f):**

Some other CPU reads the cache line, and it is supplied from this CPU's cache, which retains a readonly copy, possibly also writing it back to memory. This transition is initiated by the reception of a "read" message, and this CPU responds with a "read response" message containing the requested data.

#### **Transition (g):**

Some other CPU reads a data item in this cache line, and it is supplied either from this CPU's cache or from memory. In either case, this CPU retains a readonly copy. This transition is initiated by the reception of a "read" message, and this CPU responds with a "read response" message containing the requested data.

#### **Transition (h):**

This CPU realizes that it will soon need to write to some data item in this cache line, and thus transmits an "invalidate" message. The CPU cannot complete the transition until it receives a full set of "invalidate acknowledge" responses. Alternatively, all other CPUs eject this cache line from their caches via "writeback" messages (presumably to make room for other cache lines), so that this CPU is the last CPU caching it.

#### **Transition (i):**

Some other CPU does an atomic read-modify-write operation on a data item in a cache line held only in this CPU's cache, so this CPU invalidates it from its cache. This transition is initiated by the reception of a "read invalidate" message, and this CPU responds with both a "read response" and an "invalidate acknowledge" message.

#### **Transition (j):**

This CPU does a store to a data item in a cache line that was not in its cache, and thus transmits a "read invalidate" message. The CPU cannot complete the transition until it receives the "read response" and a full set of "invalidate acknowledge" messages. The cache line will presumably transition to "modified" state via transition (b) as soon as the actual store completes.

#### Transition (k):

This CPU loads a data item in a cache line that was not in its cache. The CPU transmits a "read" message, and completes the transition upon receiving the corresponding "read response".

#### Transition (1):

Some other CPU does a store to a data item in this cache line, but holds this cache line in read-only state due to its being held in other CPUs' caches (such as the current CPU's cache). This transition is initiated by the reception of an "invalidate" message, and this CPU responds with an "invalidate acknowledge" message.

**Quick Quiz C.5:** How does the hardware handle the delayed transitions described above? ■

#### **C.2.4** MESI Protocol Example

Let's now look at this from the perspective of a cache line's worth of data, initially residing in memory at address 0, as it travels through the various single-line direct-mapped caches in a four-CPU system. Table C.1 shows this flow of data, with the first column showing the sequence of operations, the second the CPU performing the operation, the third the operation being performed, the next four the state of each CPU's cache line (memory address followed by MESI state), and the final two columns whether the corresponding memory contents are up to date ("V") or not ("I").

Initially, the CPU cache lines in which the data would reside are in the "invalid" state, and the data is valid in memory. When CPU 0 loads the data at address 0, it enters the "shared" state in CPU 0's cache, and is still valid in memory. CPU 3 also loads the data at address 0, so that it is in the "shared" state in both CPUs' caches, and is still valid in memory. Next CPU 0 loads some other cache line (at address 8), which forces the data at address 0 out of its cache via an invalidation, replacing it with the data at address 8. CPU 2 now does a load from address 0, but this CPU realizes that it will soon need to store to it, and so it uses a "read invalidate" message in order to gain an exclusive copy, invalidating it from CPU 3's cache (though the copy in memory remains up to date). Next CPU 2 does its anticipated store, changing the state to "modified". The copy of the data in memory is now out of date. CPU 1 does an atomic increment, using a "read invalidate" to snoop the data from CPU 2's cache and invalidate it, so that the copy in CPU 1's cache is in the "modified" state (and the copy in memory remains out of date). Finally, CPU 1 reads the cache line at address 8, which uses a "writeback" message to push address 0's data back out to memory.

Note that we end with data in some of the CPU's caches.

**Quick Quiz C.6:** What sequence of operations would put the CPUs' caches all back into the "invalid" state? ■

# C.3 Stores Result in Unnecessary Stalls

Although the cache structure shown in Figure C.1 provides good performance for repeated reads and writes from a given CPU to a given item of data, its performance for the first write to a given cache line is quite poor. To see this, consider Figure C.4, which shows a timeline of a write by CPU 0 to a cacheline held in CPU 1's cache. Since CPU 0 must wait for the cache line to arrive before it can write to it, CPU 0 must stall for an extended period of time.<sup>3</sup>

But there is no real reason to force CPU 0 to stall for so long—after all, regardless of what data happens to be in the cache line that CPU 1 sends it, CPU 0 is going to unconditionally overwrite it.

<sup>&</sup>lt;sup>3</sup> The time required to transfer a cache line from one CPU's cache to another's is typically a few orders of magnitude more than that required to execute a simple register-to-register instruction.

				CPU Cache		Memory		
Sequence #	CPU#	Operation	0	1	2	3	0	8
0		Initial State	-/I	-/I	-/I	-/I	V	V
1	0	Load	0/S	-/I	-/I	-/I	V	V
2	3	Load	0/S	-/I	-/I	0/S	V	V
3	0	Invalidation	8/S	-/I	-/I	0/S	V	V
4	2	RMW	8/S	-/I	0/E	<b>-/I</b>	V	V
5	2	Store	8/S	-/I	0/M	<b>-/I</b>	I	V
6	1	Atomic Inc	8/S	0/M	-/I	<b>-/I</b>	I	V
7	1	Writeback	8/S	8/S	-/I	-/I	V	V

**Table C.1:** Cache Coherence Example




Figure C.4: Writes See Unnecessary Stalls

# CPU 0 Store Buffer Cache Cache Interconnect Memory

Figure C.5: Caches With Store Buffers

#### **C.3.1** Store Buffers

One way to prevent this unnecessary stalling of writes is to add "store buffers" between each CPU and its cache, as shown in Figure C.5. With the addition of these store buffers, CPU 0 can simply record its write in its store buffer and continue executing. When the cache line does finally make its way from CPU 1 to CPU 0, the data will be moved from the store buffer to the cache line.

**Quick Quiz C.7:** But if the main purpose of store buffers is to hide acknowledgment latencies in multiprocessor cache-coherence protocols, why do uniprocessors also have store buffers?

These store buffers are local to a given CPU or, on systems with hardware multithreading, local to a given core. Either way, a given CPU is permitted to access only the store buffer assigned to it. For example, in Figure C.5, CPU 0 cannot access CPU 1's store buffer and vice versa. This restriction simplifies the hardware by separating concerns: The store buffer improves performance for consecutive writes, while the responsibility for communicating among CPUs (or cores, as the case may be) is fully shouldered by the cache-coherence protocol. However, even given this restriction, there are complications that must be addressed, which are covered in the next two sections.

#### **C.3.2** Store Forwarding

To see the first complication, a violation of selfconsistency, consider the following code with variables "a" and "b" both initially zero, and with the cache line containing variable "a" initially owned by CPU 1 and that containing "b" initially owned by CPU 0:

```
1 a = 1;
2 b = a + 1;
3 assert(b == 2);
```

One would not expect the assertion to fail. However, if one were foolish enough to use the very simple architecture shown in Figure C.5, one would be surprised. Such a system could potentially see the following sequence of events:

- 1. CPU 0 starts executing the a = 1.
- CPU 0 looks "a" up in the cache, and finds that it is missing.
- CPU 0 therefore sends a "read invalidate" message in order to get exclusive ownership of the cache line containing "a".
- 4. CPU 0 records the store to "a" in its store buffer.
- CPU 1 receives the "read invalidate" message, and responds by transmitting the cache line and removing that cacheline from its cache.
- 6. CPU 0 starts executing the b = a + 1.
- 7. CPU 0 receives the cache line from CPU 1, which still has a value of zero for "a".
- 8. CPU 0 loads "a" from its cache, finding the value zero.
- 9. CPU 0 applies the entry from its store buffer to the newly arrived cache line, setting the value of "a" in its cache to one.
- 10. CPU 0 adds one to the value zero loaded for "a" above, and stores it into the cache line containing "b" (which we will assume is already owned by CPU 0).
- 11. CPU 0 executes assert(b == 2), which fails.

The problem is that we have two copies of "a", one in the cache and the other in the store buffer.

This example breaks a very important guarantee, namely that each CPU will always see its own operations as if they happened in program order. Breaking this guarantee is violently counter-intuitive to software types, so much so that the hardware guys took pity and implemented "store forwarding", where each CPU refers

to (or "snoops") its store buffer as well as its cache when performing loads, as shown in Figure C.6. In other words, a given CPU's stores are directly forwarded to its subsequent loads, without having to pass through the cache.




Figure C.6: Caches With Store Forwarding

With store forwarding in place, item 8 in the above sequence would have found the correct value of 1 for "a" in the store buffer, so that the final value of "b" would have been 2, as one would hope.

#### **C.3.3** Store Buffers and Memory Barriers

To see the second complication, a violation of global memory ordering, consider the following code sequences with variables "a" and "b" initially zero:

```
1 void foo(void)
2 {
3    a = 1;
4    b = 1;
5 }
6
7 void bar(void)
8 {
9    while (b == 0) continue;
10    assert(a == 1);
11 }
```

Suppose CPU 0 executes foo() and CPU 1 executes bar(). Suppose further that the cache line containing "a" resides only in CPU 1's cache, and that the cache line containing "b" is owned by CPU 0. Then the sequence of operations might be as follows:

- CPU 0 executes a = 1. The cache line is not in CPU 0's cache, so CPU 0 places the new value of "a" in its store buffer and transmits a "read invalidate" message.
- 2. CPU 1 executes while (b == 0) continue, but the cache line containing "b" is not in its cache. It therefore transmits a "read" message.
- 3. CPU 0 executes b = 1. It already owns this cache line (in other words, the cache line is already in either the "modified" or the "exclusive" state), so it stores the new value of "b" in its cache line.
- 4. CPU 0 receives the "read" message, and transmits the cache line containing the now-updated value of "b" to CPU 1, also marking the line as "shared" in its own cache.
- 5. CPU 1 receives the cache line containing "b" and installs it in its cache.
- 6. CPU 1 can now finish executing while (b == 0) continue, and since it finds that the value of "b" is 1, it proceeds to the next statement.
- CPU 1 executes the assert(a == 1), and, since CPU 1 is working with the old value of "a", this assertion fails.
- 8. CPU 1 receives the "read invalidate" message, and transmits the cache line containing "a" to CPU 0 and invalidates this cache line from its own cache. But it is too late.
- 9. CPU 0 receives the cache line containing "a" and applies the buffered store just in time to fall victim to CPU 1's failed assertion.

**Quick Quiz C.8:** In step 1 above, why does CPU 0 need to issue a "read invalidate" rather than a simple "invalidate"? ■

The hardware designers cannot help directly here, since the CPUs have no idea which variables are related, let alone how they might be related. Therefore, the hardware designers provide memory-barrier instructions to allow the software to tell the CPU about such relations. The program fragment must be updated to contain the memory barrier:

```
1 void foo(void)
2 {
3    a = 1;
4    smp_mb();
5    b = 1;
6 }
7
8 void bar(void)
9 {
10    while (b == 0) continue;
11    assert(a == 1);
12 }
```

The memory barrier smp\_mb() will cause the CPU to flush its store buffer before applying each subsequent store to its variable's cache line. The CPU could either simply stall until the store buffer was empty before proceeding, or it could use the store buffer to hold subsequent stores until all of the prior entries in the store buffer had been applied.

With this latter approach the sequence of operations might be as follows:

- CPU 0 executes a = 1. The cache line is not in CPU 0's cache, so CPU 0 places the new value of "a" in its store buffer and transmits a "read invalidate" message.
- 2. CPU 1 executes while (b == 0) continue, but the cache line containing "b" is not in its cache. It therefore transmits a "read" message.
- 3. CPU 0 executes smp\_mb(), and marks all current store-buffer entries (namely, the a = 1).
- 4. CPU 0 executes b = 1. It already owns this cache line (in other words, the cache line is already in either the "modified" or the "exclusive" state), but there is a marked entry in the store buffer. Therefore, rather than store the new value of "b" in the cache line, it instead places it in the store buffer (but in an *unmarked* entry).
- CPU 0 receives the "read" message, and transmits
  the cache line containing the original value of "b" to
  CPU 1. It also marks its own copy of this cache line
  as "shared".
- 6. CPU 1 receives the cache line containing "b" and installs it in its cache.
- 7. CPU 1 can now load the value of "b", but since it finds that the value of "b" is still 0, it repeats the

- while statement. The new value of "b" is safely hidden in CPU 0's store buffer.
- 8. CPU 1 receives the "read invalidate" message, and transmits the cache line containing "a" to CPU 0 and invalidates this cache line from its own cache.
- CPU 0 receives the cache line containing "a" and applies the buffered store, placing this line into the "modified" state.
- 10. Since the store to "a" was the only entry in the store buffer that was marked by the smp\_mb(), CPU 0 can also store the new value of "b"—except for the fact that the cache line containing "b" is now in "shared" state.
- CPU 0 therefore sends an "invalidate" message to CPU 1.
- 12. CPU 1 receives the "invalidate" message, invalidates the cache line containing "b" from its cache, and sends an "acknowledgement" message to CPU 0.
- 13. CPU 1 executes while (b == 0) continue, but the cache line containing "b" is not in its cache. It therefore transmits a "read" message to CPU 0.
- 14. CPU 0 receives the "acknowledgement" message, and puts the cache line containing "b" into the "exclusive" state. CPU 0 now stores the new value of "b" into the cache line.
- 15. CPU 0 receives the "read" message, and transmits the cache line containing the new value of "b" to CPU 1. It also marks its own copy of this cache line as "shared".
- CPU 1 receives the cache line containing "b" and installs it in its cache.
- 17. CPU 1 can now load the value of "b", and since it finds that the value of "b" is 1, it exits the while loop and proceeds to the next statement.
- 18. CPU 1 executes the assert (a == 1), but the cache line containing "a" is no longer in its cache. Once it gets this cache from CPU 0, it will be working with the up-to-date value of "a", and the assertion therefore passes.

As you can see, this process involves no small amount of bookkeeping. Even something intuitively simple, like "load the value of a" can involve lots of complex steps in silicon.

# C.4 Store Sequences Result in Unnecessary Stalls

Unfortunately, each store buffer must be relatively small, which means that a CPU executing a modest sequence of stores can fill its store buffer (for example, if all of them result in cache misses). At that point, the CPU must once again wait for invalidations to complete in order to drain its store buffer before it can continue executing. This same situation can arise immediately after a memory barrier, when *all* subsequent store instructions must wait for invalidations to complete, regardless of whether or not these stores result in cache misses.

This situation can be improved by making invalidate acknowledge messages arrive more quickly. One way of accomplishing this is to use per-CPU queues of invalidate messages, or "invalidate queues".

#### C.4.1 Invalidate Queues

One reason that invalidate acknowledge messages can take so long is that they must ensure that the corresponding cache line is actually invalidated, and this invalidation can be delayed if the cache is busy, for example, if the CPU is intensively loading and storing data, all of which resides in the cache. In addition, if a large number of invalidate messages arrive in a short time period, a given CPU might fall behind in processing them, thus possibly stalling all the other CPUs.

However, the CPU need not actually invalidate the cache line before sending the acknowledgement. It could instead queue the invalidate message with the understanding that the message will be processed before the CPU sends any further messages regarding that cache line.

## C.4.2 Invalidate Queues and Invalidate Acknowledge

Figure C.7 shows a system with invalidate queues. A CPU with an invalidate queue may acknowledge an invalidate message as soon as it is placed in the queue, instead of having to wait until the corresponding line is actually invalidated. Of course, the CPU must refer to its invalidate queue when preparing to transmit invalidation messages—if an entry for the corresponding cache line is in the invalidate queue, the CPU cannot immediately transmit the invalidate message; it must instead wait until the invalidate-queue entry has been processed.




Figure C.7: Caches With Invalidate Queues

Placing an entry into the invalidate queue is essentially a promise by the CPU to process that entry before transmitting any MESI protocol messages regarding that cache line. As long as the corresponding data structures are not highly contended, the CPU will rarely be inconvenienced by such a promise.

However, the fact that invalidate messages can be buffered in the invalidate queue provides additional opportunity for memory-misordering, as discussed in the next section.

## C.4.3 Invalidate Queues and Memory Barriers

Let us suppose that CPUs queue invalidation requests, but respond to them immediately. This approach minimizes the cache-invalidation latency seen by CPUs doing stores, but can defeat memory barriers, as seen in the following example.

Suppose the values of "a" and "b" are initially zero, that "a" is replicated read-only (MESI "shared" state), and that "b" is owned by CPU 0 (MESI "exclusive" or "modified" state). Then suppose that CPU 0 executes foo() while CPU 1 executes function bar() in the following code fragment:

```
1 void foo(void)
 2 {
 3
     a = 1;
 4
     smp_mb();
 5
     b = 1;
 6 }
 7
 8
  void bar(void)
9 {
10
     while (b == 0) continue;
11
     assert(a == 1);
12 }
```

Then the sequence of operations might be as follows:

- 1. CPU 0 executes a = 1. The corresponding cache line is read-only in CPU 0's cache, so CPU 0 places the new value of "a" in its store buffer and transmits an "invalidate" message in order to flush the corresponding cache line from CPU 1's cache.
- 2. CPU 1 executes while (b == 0) continue, but the cache line containing "b" is not in its cache. It therefore transmits a "read" message.
- 3. CPU 1 receives CPU 0's "invalidate" message, queues it, and immediately responds to it.
- 4. CPU 0 receives the response from CPU 1, and is therefore free to proceed past the smp\_mb() on line 4 above, moving the value of "a" from its store buffer to its cache line.
- 5. CPU 0 executes b = 1. It already owns this cache line (in other words, the cache line is already in either the "modified" or the "exclusive" state), so it stores the new value of "b" in its cache line.
- 6. CPU 0 receives the "read" message, and transmits the cache line containing the now-updated value of "b" to CPU 1, also marking the line as "shared" in its own cache.
- 7. CPU 1 receives the cache line containing "b" and installs it in its cache.
- 8. CPU 1 can now finish executing while (b == 0) continue, and since it finds that the value of "b" is 1, it proceeds to the next statement.
- CPU 1 executes the assert(a == 1), and, since the old value of "a" is still in CPU 1's cache, this assertion fails.

 Despite the assertion failure, CPU 1 processes the queued "invalidate" message, and (tardily) invalidates the cache line containing "a" from its own cache.

Quick Quiz C.9: In step 1 of the first scenario in Section C.4.3, why is an "invalidate" sent instead of a "read invalidate" message? Doesn't CPU 0 need the values of the other variables that share this cache line with "a"? ■

There is clearly not much point in accelerating invalidation responses if doing so causes memory barriers to effectively be ignored. However, the memory-barrier instructions can interact with the invalidate queue, so that when a given CPU executes a memory barrier, it marks all the entries currently in its invalidate queue, and forces any subsequent load to wait until all marked entries have been applied to the CPU's cache. Therefore, we can add a memory barrier to function bar as follows:

```
1 void foo(void)
 2 {
 3
    a = 1;
    smp_mb();
 5
    b = 1;
 6 }
 8 void bar(void)
9 {
10
     while (b == 0) continue;
11
     smp_mb();
12
     assert(a == 1);
13 }
```

Quick Quiz C.10: Say what??? Why do we need a memory barrier here, given that the CPU cannot possibly execute the assert() until after the while loop completes? ■

With this change, the sequence of operations might be as follows:

- 1. CPU 0 executes a = 1. The corresponding cache line is read-only in CPU 0's cache, so CPU 0 places the new value of "a" in its store buffer and transmits an "invalidate" message in order to flush the corresponding cache line from CPU 1's cache.
- 2. CPU 1 executes while (b == 0) continue, but the cache line containing "b" is not in its cache. It therefore transmits a "read" message.
- 3. CPU 1 receives CPU 0's "invalidate" message, queues it, and immediately responds to it.

- 4. CPU 0 receives the response from CPU 1, and is therefore free to proceed past the smp\_mb() on line 4 above, moving the value of "a" from its store buffer to its cache line.
- 5. CPU 0 executes b = 1. It already owns this cache line (in other words, the cache line is already in either the "modified" or the "exclusive" state), so it stores the new value of "b" in its cache line.
- 6. CPU 0 receives the "read" message, and transmits the cache line containing the now-updated value of "b" to CPU 1, also marking the line as "shared" in its own cache.
- 7. CPU 1 receives the cache line containing "b" and installs it in its cache.
- CPU 1 can now finish executing while (b == 0) continue, and since it finds that the value of "b" is 1, it proceeds to the next statement, which is now a memory barrier.
- 9. CPU 1 must now stall until it processes all preexisting messages in its invalidation queue.
- CPU 1 now processes the queued "invalidate" message, and invalidates the cache line containing "a" from its own cache.
- 11. CPU 1 executes the assert(a == 1), and, since the cache line containing "a" is no longer in CPU 1's cache, it transmits a "read" message.
- 12. CPU 0 responds to this "read" message with the cache line containing the new value of "a".
- 13. CPU 1 receives this cache line, which contains a value of 1 for "a", so that the assertion does not trigger.

With much passing of MESI messages, the CPUs arrive at the correct answer. This section illustrates why CPU designers must be extremely careful with their cachecoherence optimizations.

# C.5 Read and Write Memory Barriers

In the previous section, memory barriers were used to mark entries in both the store buffer and the invalidate queue. But in our code fragment, foo() had no reason to

do anything with the invalidate queue, and bar() similarly had no reason to do anything with the store buffer.

Many CPU architectures therefore provide weaker memory-barrier instructions that do only one or the other of these two. Roughly speaking, a "read memory barrier" marks only the invalidate queue and a "write memory barrier" marks only the store buffer, while a full-fledged memory barrier does both.

The effect of this is that a read memory barrier orders only loads on the CPU that executes it, so that all loads preceding the read memory barrier will appear to have completed before any load following the read memory barrier. Similarly, a write memory barrier orders only stores, again on the CPU that executes it, and again so that all stores preceding the write memory barrier will appear to have completed before any store following the write memory barrier. A full-fledged memory barrier orders both loads and stores, but again only on the CPU executing the memory barrier.

If we update foo and bar to use read and write memory barriers, they appear as follows:

```
1 void foo(void)
 2 {
 3
    a = 1;
 4
    smp_wmb();
 5
    b = 1;
 6 }
 7
 8 void bar(void)
 9 {
10
     while (b == 0) continue;
11
     smp_rmb();
12
     assert(a == 1);
13 }
```

Some computers have even more flavors of memory barriers, but understanding these three variants will provide a good introduction to memory barriers in general.

# C.6 Example Memory-Barrier Sequences

This section presents some seductive but subtly broken uses of memory barriers. Although many of them will work most of the time, and some will work all the time on some specific CPUs, these uses must be avoided if the goal is to produce code that works reliably on all CPUs. To help us better see the subtle breakage, we first need to focus on an ordering-hostile architecture.

#### **C.6.1** Ordering-Hostile Architecture

A number of ordering-hostile computer systems have been produced over the decades, but the nature of the hostility has always been extremely subtle, and understanding it has required detailed knowledge of the specific hardware. Rather than picking on a specific hardware vendor, and as a presumably attractive alternative to dragging the reader through detailed technical specifications, let us instead design a mythical but maximally memory-ordering-hostile computer architecture.<sup>4</sup>

This hardware must obey the following ordering constraints [McK05a, McK05b]:

- 1. Each CPU will always perceive its own memory accesses as occurring in program order.
- CPUs will reorder a given operation with a store only if the two operations are referencing different locations.
- All of a given CPU's loads preceding a read memory barrier (smp\_rmb()) will be perceived by all CPUs to precede any loads following that read memory barrier.
- 4. All of a given CPU's stores preceding a write memory barrier (smp\_wmb()) will be perceived by all CPUs to precede any stores following that write memory barrier.
- 5. All of a given CPU's accesses (loads and stores) preceding a full memory barrier (smp\_mb()) will be perceived by all CPUs to precede any accesses following that memory barrier.

Quick Quiz C.11: Does the guarantee that each CPU sees its own memory accesses in order also guarantee that each user-level thread will see its own memory accesses in order? Why or why not? ■

Imagine a large non-uniform cache architecture (NUCA) system that, in order to provide fair allocation of interconnect bandwidth to CPUs in a given node, provided per-CPU queues in each node's interconnect interface, as shown in Figure C.8. Although a given CPU's accesses are ordered as specified by memory barriers executed by that CPU, however, the relative order of a given pair of

<sup>&</sup>lt;sup>4</sup> Readers preferring a detailed look at real hardware architectures are encouraged to consult CPU vendors' manuals [SW95, Adv02, Int02b, IBM94, LHF05, SPA94, Int04b, Int04a, Int04c], Gharachorloo's dissertation [Gha95], Peter Sewell's work [Sew], or the excellent hardware-oriented primer by Sorin, Hill, and Wood [SHW11].

CPUs' accesses could be severely reordered, as we will see.<sup>5</sup>




Figure C.8: Example Ordering-Hostile Architecture

#### C.6.2 Example 1

Listing C.1 shows three code fragments, executed concurrently by CPUs 0, 1, and 2. Each of "a", "b", and "c" are initially zero.

**Listing C.1:** Memory Barrier Example 1

	CPU 0	CPU 1	CPU 2
•	a = 1; smp_wmb(); b = 1;	while (b == 0); c = 1;	z = c; smp_rmb(); x = a; assert(z == 0    x == 1);

Suppose CPU 0 recently experienced many cache misses, so that its message queue is full, but that CPU 1 has been running exclusively within the cache, so that its message queue is empty. Then CPU 0's assignment to "a" and "b" will appear in Node 0's cache immediately (and thus be visible to CPU 1), but will be blocked behind CPU 0's prior traffic. In contrast, CPU 1's assignment to "c" will sail through CPU 1's previously empty queue. Therefore, CPU 2 might well see CPU 1's assignment to "c" before it sees CPU 0's assignment to "a", causing the assertion to fire, despite the memory barriers.

Therefore, portable code cannot rely on this assertion not firing, as both the compiler and the CPU can reorder the code so as to trip the assertion.

**Quick Quiz C.12:** Could this code be fixed by inserting a memory barrier between CPU 1's "while" and assignment to "c"? Why or why not? ■

#### C.6.3 Example 2

Listing C.2 shows three code fragments, executed concurrently by CPUs 0, 1, and 2. Both "a" and "b" are initially zero.

**Listing C.2:** Memory Barrier Example 2

	CPU 0	CPU 1	CPU 2
-	a = 1;	<pre>while (a == 0); smp_mb(); b = 1;</pre>	<pre>y = b; smp_rmb(); x = a; assert(y == 0    x == 1);</pre>

Again, suppose CPU 0 recently experienced many cache misses, so that its message queue is full, but that CPU 1 has been running exclusively within the cache, so that its message queue is empty. Then CPU 0's assignment to "a" will appear in Node 0's cache immediately (and thus be visible to CPU 1), but will be blocked behind CPU 0's prior traffic. In contrast, CPU 1's assignment to "b" will sail through CPU 1's previously empty queue. Therefore, CPU 2 might well see CPU 1's assignment to "b" before it sees CPU 0's assignment to "a", causing the assertion to fire, despite the memory barriers.

In theory, portable code should not rely on this example code fragment, however, as before, in practice it actually does work on most mainstream computer systems.

#### **C.6.4 Example 3**

Listing C.3 shows three code fragments, executed concurrently by CPUs 0, 1, and 2. All variables are initially zero.

Note that neither CPU 1 nor CPU 2 can proceed to line 5 until they see CPU 0's assignment to "b" on line 3. Once CPU 1 and 2 have executed their memory barriers on line 4, they are both guaranteed to see all assignments by CPU 0 preceding its memory barrier on line 2. Similarly, CPU 0's memory barrier on line 8 pairs with those of CPUs 1 and 2 on line 4, so that CPU 0 will not execute the assignment to "e" on line 9 until after its assignment

<sup>&</sup>lt;sup>5</sup> Any real hardware architect or designer will no doubt be objecting strenuously, as they just might be just a bit upset about the prospect of working out which queue should handle a message involving a cache line that both CPUs accessed, to say nothing of the many races that this example poses. All I can say is "Give me a better example".

	CPU 0	CPU 1	CPU 2
1	a = 1;		
2	<pre>smp_wmb();</pre>		
3	b = 1;	while (b == 0);	while (b == 0);
4		<pre>smp_mb();</pre>	<pre>smp_mb();</pre>
5		c = 1;	d = 1;
6	while $(c == 0);$		
7	while $(d == 0);$		
8	<pre>smp_mb();</pre>		
9	e = 1;		assert(e == 0    a == 1);

**Listing C.3:** Memory Barrier Example 3

to "a" is visible to both of the other CPUs. Therefore, CPU 2's assertion on line 9 is guaranteed *not* to fire.

Quick Quiz C.13: Suppose that lines 3-5 for CPUs 1 and 2 in Listing C.3 are in an interrupt handler, and that the CPU 2's line 9 runs at process level. In other words, the code in all three columns of the table runs on the same CPU, but the first two columns run in an interrupt handler, and the third column runs at process level, so that the code in third column can be interrupted by the code in the first two columns. What changes, if any, are required to enable the code to work correctly, in other words, to prevent the assertion from firing?

**Quick Quiz C.14:** If CPU 2 executed an assert(e==0||c==1) in the example in Listing C.3, would this assert ever trigger?

The Linux kernel's synchronize\_rcu() primitive uses an algorithm similar to that shown in this example.

#### C.7 Are Memory Barriers Forever?

There have been a number of recent systems that are significantly less aggressive about out-of-order execution in general and re-ordering memory references in particular. Will this trend continue to the point where memory barriers are a thing of the past?

The argument in favor would cite proposed massively multi-threaded hardware architectures, so that each thread would wait until memory was ready, with tens, hundreds, or even thousands of other threads making progress in the meantime. In such an architecture, there would be no need for memory barriers, because a given thread would simply wait for all outstanding operations to complete before proceeding to the next instruction. Because there would be potentially thousands of other threads, the CPU would be completely utilized, so no CPU time would be wasted.

The argument against would cite the extremely lim-

ited number of applications capable of scaling up to a thousand threads, as well as increasingly severe realtime requirements, which are in the tens of microseconds for some applications. The realtime-response requirements are difficult enough to meet as is, and would be even more difficult to meet given the extremely low single-threaded throughput implied by the massive multi-threaded scenarios

Another argument in favor would cite increasingly sophisticated latency-hiding hardware implementation techniques that might well allow the CPU to provide the illusion of fully sequentially consistent execution while still providing almost all of the performance advantages of out-of-order execution. A counter-argument would cite the increasingly severe power-efficiency requirements presented both by battery-operated devices and by environmental responsibility.

Who is right? We have no clue, so are preparing to live with either scenario.

### C.8 Advice to Hardware Designers

There are any number of things that hardware designers can do to make the lives of software people difficult. Here is a list of a few such things that we have encountered in the past, presented here in the hope that it might help prevent future such problems:

#### 1. I/O devices that ignore cache coherence.

This charming misfeature can result in DMAs from memory missing recent changes to the output buffer, or, just as bad, cause input buffers to be overwritten by the contents of CPU caches just after the DMA completes. To make your system work in face of such misbehavior, you must carefully flush the CPU caches of any location in any DMA buffer before presenting that buffer to the I/O device. Similarly, you need to flush the CPU caches of any location in any DMA buffer after DMA to that buffer completes.

And even then, you need to be *very* careful to avoid pointer bugs, as even a misplaced read to an input buffer can result in corrupting the data input!

External busses that fail to transmit cache-coherence data.

This is an even more painful variant of the above problem, but causes groups of devices—and even memory itself—to fail to respect cache coherence. It is my painful duty to inform you that as embedded systems move to multicore architectures, we will no doubt see a fair number of such problems arise. Hopefully these problems will clear up by the year 2015.

3. Device interrupts that ignore cache coherence.

This might sound innocent enough—after all, interrupts aren't memory references, are they? But imagine a CPU with a split cache, one bank of which is extremely busy, therefore holding onto the last cacheline of the input buffer. If the corresponding I/O-complete interrupt reaches this CPU, then that CPU's memory reference to the last cache line of the buffer could return old data, again resulting in data corruption, but in a form that will be invisible in a later crash dump. By the time the system gets around to dumping the offending input buffer, the DMA will most likely have completed.

Inter-processor interrupts (IPIs) that ignore cache coherence.

This can be problematic if the IPI reaches its destination before all of the cache lines in the corresponding message buffer have been committed to memory.

5. Context switches that get ahead of cache coherence.

If memory accesses can complete too wildly out of order, then context switches can be quite harrowing. If the task flits from one CPU to another before all the memory accesses visible to the source CPU make it to the destination CPU, then the task could easily see the corresponding variables revert to prior values, which can fatally confuse most algorithms.

6. Overly kind simulators and emulators.

It is difficult to write simulators or emulators that force memory re-ordering, so software that runs just fine in these environments can get a nasty surprise when it first runs on the real hardware. Unfortunately, it is still the rule that the hardware is more devious than are the simulators and emulators, but we hope that this situation changes.

Again, we encourage hardware designers to avoid these practices!

## **Appendix D**

#### Latin maxim

## Style Guide

This appendix is a collection of style guides which is intended as a reference to improve consistency in perfbook. It also contains several suggestions and their experimental examples.

Section D.1 describes basic punctuation and spelling rules. Section D.2 explains rules related to unit symbols. Section D.3 summarizes LATEX-specific conventions.

#### **D.1** Paul's Conventions

Following is the list of Paul's conventions assembled from his answers to Akira's questions regarding perfbook's punctuation policy.

• (On punctuations and quotations) Despite being American myself, for this sort of book, the UK approach is better because it removes ambiguities like the following:

Type "ls -a," look for the file ".," and file a bug if you don't see it.

The following is much more clear:

Type "ls -a", look for the file ".", and file a bug if you don't see it.

- American English spelling: "color" rather than "colour".
- Oxford comma: "a, b, and c" rather than "a, b and c". This is arbitrary. Cases where the Oxford comma results in ambiguity should be reworded, for example, by introducing numbering: "a, b, and c and d" should be "(1) a, (2) b, and (3) c and d".
- Italic for emphasis. Use sparingly.

- \co{} for identifiers, \url{} for URLs, \path{} for filenames.
- Dates should use an unambiguous format. Never "mm/dd/yy" or "dd/mm/yy", but rather "July 26, 2016" or "26 July 2016" or "26-Jul-2016" or "2016/07/26". I tend to use yyyy.mm.ddA for filenames, for example.
- North American rules on periods and abbreviations.
   For example neither of the following can reasonably be interpreted as two sentences:
  - Say hello, to Mr. Jones.
  - If it looks like she sprained her ankle, call Dr.
     Smith and then tell her to keep the ankle iced and elevated.

An ambiguous example:

If I take the cow, the pig, the horse, etc. George will be upset.

can be written with more words:

If I take the cow, the pig, the horse, or much of anything else, George will be upset.

or:

If I take the cow, the pig, the horse, etc., George will be upset.

- I don't like ampersand ("&") in headings, but will sometimes use it if doing so prevents a line break in that heading.
- When mentioning words, I use quotations. When introducing a new word, I use \emph{}.

#### D.2 NIST Style Guide

#### **D.2.1** Unit Symbol

#### D.2.1.1 SI Unit Symbol

NIST style guide<sup>1</sup> states the following rules (rephrased for perfbook).

 When SI unit symbols such as "ns", "MHz", and "K" (kelvin) are used behind numerical values, narrow spaces should be placed between the values and the symbols.

A narrow space can be coded in LATEX by the sequence of "\,". For example,

"2.4 GHz", rather then "2.4 GHz".

• Even when the value is used in adjectival sense, a narrow space should be placed. For example,

"a 10 ms interval", rather than "a 10-ms interval" nor "a 10ms interval".

The symbol of micro ( $\mu$ :10<sup>-6</sup>) can be typeset easily by the help of "gensymb" LATEX package. A macro "\micro" can be used in both text and math modes. To typeset the symbol of "microsecond", you can do so by "\micro s". For example,

 $10 \, \mu s$ 

Note that math mode "\mu" is italic by default and should not be used as a prefix. An improper example:

 $10 \,\mu s$  (math mode "\mu")

#### D.2.1.2 Non-SI Unit Symbol

Although NIST style guide does not cover non-SI unit symbols such as "KB", "MB", and "GB", the same rule should be followed.

Example:

"A 240 GB hard drive", rather than "a 240-GB hard drive" nor "a 240GB hard drive".

Strictly speaking, NIST guide requires us to use the binary prefixes "Ki", "Mi", or "Gi" to represent powers of  $2^{10}$ . However, we accept the JEDEC conventions to

use "K", "M", and "G" as binary prefixes in describing memory capacity.<sup>2</sup>

An acceptable example:

"8 GB of main memory", meaning "8 GiB of main memory".

Also, it is acceptable to use just "K", "M", or "G" as abbreviations appended to a numerical value, e.g., "4K entries". In such cases, no space before an abbreviation is required. For example,

"8K entries", rather than "8K entries".

If you put a space in between, the symbol looks like a unit symbol and is confusing. Note that "K" and "k" represent  $2^{10}$  and  $10^3$ , respectively. "M" can represent either  $2^{20}$  or  $10^6$ , and "G" can represent either  $2^{30}$  or  $10^9$ . These ambiguities should not be confusing in discussing approximate order.

#### D.2.1.3 Degree Symbol

The angular-degree symbol (°) does not require any space in front of it. NIST style guide clearly states so.

The symbol of degree can also be typeset easily by the help of gensymb package. A macro "\degree" can be used in both text and math modes.

Example:

 $45^{\circ}$ , rather than  $45^{\circ}$ .

#### D.2.1.4 Percent Symbol

NIST style guide treats the percent symbol (%) as the same as SI unit symbols.

50% possibility, rather than 50% possibility.

#### D.2.1.5 Font Style

Quote from NIST check list:<sup>3</sup>

Variables and quantity symbols are in italic type. Unit symbols are in roman type. Numbers should generally be written in roman type. These rules apply irrespective of the typeface used in the surrounding text.

l https://www.nist.gov/pml/nist-guide-si-chapter-7-rules-and-style-conventions-expressing-valuesquantities

https://www.jedec.org/standards-documents/dictionary/terms/mega-m-prefix-units-semiconductor-storage-capacity

<sup>3 #6</sup> in https://physics.nist.gov/cuu/Units/ checklist.html

For example,

e (elementary charge)

On the other hand, mathematical constants such as the base of natural logarithms should be roman.<sup>4</sup> For example,

 $e^x$ 

#### D.2.2 NIST Guide Yet To Be Followed

There are a few cases where NIST style guide is not followed. Other English conventions are followed in such

#### **D.2.2.1** Digit Grouping

Quote from NIST check list:5

The digits of numerical values having more than four digits on either side of the decimal marker are separated into groups of three using a thin, fixed space counting from both the left and right of the decimal marker. Commas are not used to separate digits into groups of three.

NIST Example: 15 739.012 53 ms Our convention: 15,739.01253 ms

In LATEX coding, it is cumbersome to place thin spaces as are recommended in NIST guide. The \num{} command provided by the "siunitx" package would be of help for us to follow this rule. It would also help us overcome different conventions. We can select a specific digit-grouping style as a default in preamble, or specify an option to each \num{} command as is shown in Table D.1.

 Table D.1: Digit-Grouping Style

Style	Outputs of		
NIST/SI (English)	12 345	12.345	1 234 567.89
SI (French)	12 345	12,345	1 234 567,89
English	12,345	12.345	1,234,567.89
French	12 345	12,345	1 234 567,89
Other Europe	12.345	12,345	1.234.567,89

<sup>4</sup> https://physics.nist.gov/cuu/pdf/typefaces.pdf
5 #16 in http://physics.nist.gov/cuu/Units/checklist.html.

As are evident in Table D.1, periods and commas used as other than decimal markers are confusing and should be avoided, especially in documents expecting global audiences.

By marking up constant decimal values by \num{} commands, the L<sup>A</sup>T<sub>E</sub>X source would be exempted from any particular conventions.

Because of its open-source policy, this approach should give more "portability" to perfbook.

#### **D.3** LATEX Conventions

Good looking LATEX documents require further considerations on proper use of font styles, line break exceptions, etc. This section summarizes guidelines specific to LATEX.

#### **D.3.1** Monospace Font

Monospace font (or typewriter font) is heavily used in this textbook. First policy regarding monospace font in perfbook is to avoid directly using "\texttt" or "\tt" macro. It is highly recommended to use a macro or an environment indicating the reason why you want the font.

This section explains the use cases of such macros and environments.

#### D.3.1.1 Code Snippet

Although the "verbatim" environment is commonly used to include listings, we use the "verbbox" environment provided by the "verbatimbox" package for most code snippets to enable the centering layout.

Listing D.1: LATEX Source of Sample Code Snippet (Current)

```
1: \begin{listing}
    {\scriptsize
    \begin{verbbox}[\LstLineNo]
 4:
5:
     * Sample Code Snippet
 6:
7: #include <stdio.h>
 8:
    int main(void)
9:
      printf("Hello world!\n");
10:
11:
      return 0:
12:
13:
    \end{verbbox}
14:
15:
    \theverbbox
    \caption{Sample Code Snippet}
17:
    \label{lst:app:styleguide:Sample Code Snippet}
```

#### Listing D.2: Sample Code Snippet

```
1 /*
2 * Sample Code Snippet
3 */
4 #include <stdio.h>
5 int main(void)
6 {
7   printf("Hello world!\n");
8   return 0;
9 }
```

The LATEX source of a sample code snippet is shown in Listing D.1 and is typeset as show in Listing D.2.

Note that the verbbox environment is placed inside the listing environment. This is to avoid a side effect of verbbox environment that interferes with the "afterheading-ness" of a section's first sentence when a verbbox is placed just below a heading.

Until recently, code snippets were coded using a different scheme. A sample LATEX source is shown in Listing D.3 and is typeset as shown in Figure D.1.

Listing D.3: LATEX Source of Sample Code Snippet (Obsolescent)

```
1:
    \begin{figure}[tbh]
    { \scriptsize
 3:
    \begin{verbbox}
 4:
      1 /*
      2 * Sample Code Snippet
5:
      3
6:
 7:
      4
         #include <stdio.h>
8:
      5
         int main(void)
9:
      6
         ł
10:
            printf("Hello world!\n");
      8
11:
            return 0:
      9 }
12:
    \end{verbbox}
13:
14:
15:
    \centering
16:
    \theverbbox
    \caption{Sample Code Snippet}
17:
18:
    \label{fig:app:styleguide:Sample Code Snippet}
    \end{figure}
```

```
1 /*
2 * Sample Code Snippet
3 */
4 #include <stdio.h>
5 int main(void)
6 {
7 printf("Hello world!\n");
8 return 0;
9 }
```

Figure D.1: Sample Code Snippet

In Listing D.3, the code snippet is coded as a "figure" object. Line numbers are manually placed for ease of referencing them within LATEX sources.

However, strictly speaking, code snippets are *not* figures and they deserve their own floating environment. The

"float" package provides the feature to define additional floating environments.<sup>6</sup>

Transition to the auto-numbering scheme of verbbox and the "listing" environment defined for code snippets has recently started in Chapter 15. In other chapters, code snippets have been converted to the "listing" environments without auto-numbering. Auto-numbering can be enabled when the renumbering of line numbers becomes necessary. The transition has allowed us to choose distinct looks for code snippets, including moving captions to top of the listings (discussed in Section D.3.5.2).

The auto-numbering feature of verbbox is enabled by the \LstLineNo macro specified in the option to verbbox (line 3 in Listing D.1). The macro is defined in the preamble of perfbook.tex as follows:

```
\newcommand{\LstLineNo}
{\makebox[5ex][r]{\arabic{VerbboxLineNo}\hspace{2ex}}}}
```

The verbatim environment is used for listings with too many lines to fit in a column. It is also used to avoid overwhelming LATEX with a lot of floating objects.

#### D.3.1.2 Identifier

We use "\co{}" macro for inline identifiers. ("co" stands for "code".)

By putting them into \co{}, underscore characters in their names are free of escaping in LaTeX source. It is convenient to search them in source files. Also, \co{} macro has a capability to permit line breaks at particular sequences of letters. Current definition permits a line break at an underscore (\_), two consecutive underscores (\_\_), a white space, or an operator ->.

#### **D.3.1.3** Identifier inside Table and Heading

Although \co{} command is convenient for inlining within text, it is fragile because of its capability of line break. When it is used inside a "tabular" environment or its derivative such as "tabularx", it confuses column width estimation of those environments. Furthermore, \co{} can not be safely used in section headings nor description headings.

As a workaround, we use "\tco{}" command inside tables and headings. It has no capability of line break at particular sequences, but still frees us from escaping underscores.

<sup>&</sup>lt;sup>6</sup> The "floatrow" package provides us even more flexible control of floating objects. However, because of an issue in two-column layout, we can not use it at the moment.

When used in text, \tco{} permits line breaks at white spaces.

#### **D.3.1.4** Other Use Cases of Monospace Font

For URLs, we use "\url{}" command provided by the "hyperref" package. It will generate hyper references to the URLs.

For path names, we use "\path{}" command. It won't generate hyper references.

Both  $\url{}$  and  $\path{}$  permit line breaks at "/", "-", and ".".

For short monospace statements not to be line broken, we use the "\nbco{}" (non-breakable co) macro.

#### **D.3.1.5** Limitations

There are a few cases where macros introduced in this section do not work as expected. Table D.2 lists such limitations.

**Table D.2:** Limitation of Monospace Macro

Macro	Need Escape	Should Avoid
\co, \nbco	%, {, }	
\tco	#	%, {, }, <b>\</b>

While \co{} requires some characters to be escaped, it can contain any character.

On the other hand, \tco{} can not handle "%", "{", "}", nor "\" properly. If they are escaped by a "\", they appear in the end result with the escape character. The "\verb" macro can be used in running text if you need to use monospace font for a string which contains many characters to escape.<sup>8</sup>

#### **D.3.2** Non Breakable Spaces

In LATEX conventions, proper use of non-breakable white spaces is highly recommended. They can prevent widowing and orphaning of single digit numbers or short variable names, which would cause the text to be confusing at first glance.

The thin space mentioned earlier to be placed in front of a unit symbol is non breakable.

Other cases to use a non-breakable space ("~" in LATEX source, often referred to as "nbsp") are the following (inexhaustive).

• Reference to a Chapter or a Section:

Please refer to Section D.2.

• Calling out CPU number or Thread name:

After they load the pointer, CPUs 1 and 2 will see the stored value.

• Short variable name:

The results will be stored in variables a and b.

#### **D.3.3** Hyphenation and Dashes

#### **D.3.3.1** Hyphenation in Compound Word

In plain LATEX, compound words such as "high-frequency" can be hyphenated only at the hyphen. This sometimes results in poor typesetting. For example:

High-frequency radio wave, high-frequency radio wave.

By using a shortcut "\-/" provided by the "extdash" package, hyphenation in elements of compound words is enabled in perfbook.<sup>9</sup>

Example with "\-/":

High-frequency radio wave, high-frequency radio wave.

Overfill can be a problem if the URL or the path name contains long runs of unbreakable characters.

<sup>&</sup>lt;sup>8</sup> \verb is not almighty though. For example, you can't use it within a footnote. If you do so, you will see a fatal latex error. There are several workarounds of this problem, but as for perfbook, \co{} should suffice.

<sup>&</sup>lt;sup>9</sup> In exchange for enabling the shortcut, we can't use plain LATEX's shortcut "\-" to specify hyphenation points. Use pfhyphex.tex to add such exceptions.

#### D.3.3.2 Non Breakable Hyphen

We want hyphenated compound terms such as "x-coordinate", "y-coordinate", etc. not to be broken at the hyphen following a single letter.

To make a hyphen unbreakable, we can use a short cut "\=/" also provided by the "extdash" package.

Example without a shortcut:

x-, y-, and z-coordinates; x-, y-, and z-coordinates;

Example with "\-/":

x-, y-, and z-coordinates; x-, y-, and z-coordinates;

Example with " $\=/$ ":

x-, y-, and z-coordinates; x-, y-, and z-coordinates;

Note that "\=/" enables hyphenation in elements of compound words as the same as "\-/" does.

#### **D.3.3.3** Em Dash

Em dashes are used to indicate parenthetic expression. In perfbook, em dashes are placed without spaces around it. In LATEX source, an em dash is represented by "---".

Example (quote from Section C.1):

This disparity in speed—more than two orders of magnitude—has resulted in the multimegabyte caches found on modern CPUs.

#### **D.3.3.4** En Dash

In LATEX convention, en dashes (–) are used for a range of (mostly) numbers. However, this is not followed in perfbook at all. Because of the heavy use of dashes (-) for such cases in plain-text communication, to make the LATEX sources compatible with them, plain dashes are kept unmodified in the sources.

As a compromise, for those who are accustomed to en dashes representing ranges, there is a script to substitute en dashes for plain dashes.

If you have the git repository of perfbook, by using a script utilities/dohyphen2endash.sh, you can do the substitutions. The script works only when you are in a clean git repository. Otherwise it will just abort to prevent you from losing local changes.

Example with a simple dash:

Lines 4-12 in Listing D.1 are the contents of the verbbox environment. The box is output by the \theverbbox macro on line 16.

Example with an en dash:

Lines 4–12 in Listing D.1 are the contents of the verbbox environment. The box is output by the \theverbbox macro on line 16.

#### D.3.3.5 Numerical Minus Sign

Numerical minus signs should be coded as math mode minus signs, namely "\$-\$". 10 For example,

-30, rather than -30.

#### **D.3.4** Punctuation

#### D.3.4.1 Ellipsis

In monospace fonts, ellipses can be expressed by series of periods. For example:

```
Great ... So how do I fix it?
```

However, in proportional fonts, the series of periods is printed with tight spaces as follows:

Great ... So how do I fix it?

Standard LATEX defines the \dots macro for this purpose. However, it has a kludge in the evenness of spaces. The "ellipsis" package redefines the \dots macro to fix the issue. 11 By using \dots, the above example is typeset as the following:

<sup>&</sup>lt;sup>10</sup> This rule assumes that math mode uses the same upright glyph as text mode. Our default font choice meets the assumption.

<sup>11</sup> To be exact, it is the \textellipsis macro that is redefined. The behavior of \dots macro in math mode is not affected. The "amsmath" package has another definition of \dots. It is not used in perfbook at the moment.

Great ... So how do I fix it?

Note that the "xspace" option specified to the "ellipsis" package adjusts the spaces after ellipses depending on what follows them.

For example:

- He said, "I ... really don't remember ..."
- Sequence A: (one, two, three, ...)
- Sequence B: (4, 5, ..., n)

As you can see, extra space is placed before the comma. \dots macro can also be used in math mode:

- Sequence C: (1,2,3,5,8,...)
- Sequence D: (10, 12, ..., 20)

The  $\label{local_local_local_local}$  The  $\label{local_local_local}$  the  $\label{local_local}$  macro.

#### **D.3.5** Floating Object Format

#### D.3.5.1 Ruled Line in Table

They say that tables drawn by using ruled lines of plain LATEX look ugly.<sup>12</sup> Vertical lines should be avoided and horizontal lines should be used sparingly, especially in tables of simple structure.

Table D.3 (corresponding to Table 17.5) is drawn by using the features of "booktabs" and "xcolor" packages. Note that ruled lines of booktabs can not be mixed with vertical lines in a table.<sup>13</sup>

Table D.3: Refrigeration Power Consumption

Situation	T (K)	$C_{ m P}$	Power per watt waste heat (W)
Dry Ice	195	1.990	0.5
Liquid N <sub>2</sub>	77	0.356	2.8
Liquid H <sub>2</sub>	20	0.073	13.7
Liquid He	4	0.0138	72.3
IBM Q	0.015	0.000051	19,500.0

Most tables in the text have been converted to this format. Tables 17.1 and 17.2 are the exceptions. They are complex and require an alternative approach.<sup>14</sup>

#### **D.3.5.2** Position of Caption

In LATEX conventions, captions of tables are usually placed above them. The reason is the flow of your eye movement when you look at them. Most tables have a row of heading at the top. You naturally look at the top of a table at first. Captions at the bottom of tables disturb this flow. The same can be said of code snippets, which are read from top to bottom.

For code snippets, the "ruled" style chosen for listing environment places the caption at the top. See Listing D.2 for an example.

As for tables, the position of caption is tweaked by \floatstyle{} and \restylefloat{} macros in preamble.

Vertical skips below captions are reduced by setting a smaller value to the \abovecaptionskip variable, which would also affect captions to figures.

In the tables which use horizontal rules of "booktabs" package, the vertical skips between captions and tables are further reduced by setting a negative value to the \abovetopsep variable, which controls the behavior of \toprule.

#### **D.3.6** Improvement Candidates

There are a few areas yet to be attempted in perfbook which would further improve its appearance. This section lists such candidates.

#### D.3.6.1 Grouping Related Figures/Listings

To prevent a pair of closely related figures or listings from being placed in different pages, it is desirable to group them into a single floating object. The "subfig" package provides the features to do so.<sup>15</sup>

Two floating objects can be placed side by side by using \parbox or minipage. For example, Figures 14.10 and 14.11 can be grouped together by using a pair of minipages as shown in Figures D.2 and D.3.

By using subfig package, Listings 15.4 and 15.5 can be grouped together as shown in Listing D.4 with subcaptions (with a minor change of blank line).

Note that they can not be grouped in the same way as Figures D.2 and D.3 because the "ruled" style prevents their captions from being properly typeset.

<sup>12</sup> https://www.inf.ethz.ch/personal/markusp/teaching/guides/guide-tables.pdf

<sup>&</sup>lt;sup>13</sup> There is another package named "arydshln" which provides dashed lines to be used in tables. A couple of experimental examples are presented in Section D.3.6.2.

<sup>&</sup>lt;sup>14</sup> Any suggestion is welcome!!!

 $<sup>^{15}</sup>$  One problem of grouping figures might be the complexity in LATEX source.








Figure D.3: Timer Wheel at 100 kHz

**Listing D.4:** Message-Passing Litmus Test (by subfig)

```
(a) Not Enforcing Order
                                                      (b) Enforcing Order
  1 C C-MP+o-wmb-o+o-o.litmus
                                                       1 C C-MP+o-wmb-o+o-rmb-o.litmus
  3
                                                         }
    }
  6
    PO(int* x0, int* x1) {
                                                         PO(int* x0, int* x1) {
      WRITE_ONCE(*x0, 2);
                                                       8
                                                           WRITE_ONCE(*x0, 2);
  8
      smp wmb():
                                                           smp wmb():
      WRITE_ONCE(*x1, 2);
                                                      10
                                                            WRITE_ONCE(*x1, 2);
 10
                                                      11
 11
 12
                                                      12
                                                      13
 13
 14 P1(int* x0, int* x1) {
                                                      14 P1(int* x0, int* x1) {
 15
                                                      15
 16
      int r2:
                                                      16
                                                           int r2:
                                                      17
 17
      int r3:
                                                           int r3:
 18
                                                      18
      r2 = READ_ONCE(*x1);
                                                      19
                                                           r2 = READ_ONCE(*x1);
 19
      r3 = READ_ONCE(*x0);
 20
                                                      20
                                                           smp_rmb();
                                                      21
 21
                                                           r3 = READ_ONCE(*x0);
 22
                                                      22
 23
                                                      23
                                                      24
 25 exists (1:r2=2 /\ 1:r3=0)
                                                         exists (1:r2=2 /\ 1:r3=0)
```

The sub-caption can be cited by combining a  $\mathbf{f}$  macro and a  $\mathbf{b}$  macro, for example, "Listing D.4(a)".

It can also be cited by a \ref{} macro, for example, "Listing D.4b". Note the difference in the resulting format. For the citing by a \ref{} to work, you need to place the \label{} macro of the combined floating object ahead of the definition of subfloats. Otherwise, the resulting caption number would be off by one from the actual number.

#### **D.3.6.2** Table Layout Experiment

This section presents some experimental tables using booktabs, xcolors, and arydshln packages. The corresponding tables in the text have been converted using one of the format shown here. The source of this section can be regarded as a reference to be consulted when new tables are added in the text.

In Table D.4 (corresponding to Table 3.1), the "S" column specifiers provided by the "siunitx" package are used to align numbers.

Table D.5 (corresponding to Table 13.1) is an example of table with a complex header. In Table D.5, the gap in the mid-rule corresponds to the distinction which

**Table D.4:** Performance of Synchronization Mechanisms of 4-CPU 1.8 GHz AMD Opteron 844 System

Operation	Cost (ns)	Ratio (cost/clock)
Clock period	0.6	1.0
Best-case CAS	37.9	63.2
Best-case lock	65.6	109.3
Single cache miss	139.5	232.5
CAS cache miss	306.0	510.0
Comms Fabric	5,000	8,330
Global Comms	195,000,000	325,000,000

**Table D.5:** Reference Counting and Synchronization Mechanisms

	Release Synchronization			
Acquisition Synchronization	Locking Reference Counting Reference			
Locking	-	$CAM_R$	CA	
Reference Counting	A	$AM_R$	A	
RCU	CA	$M_ACA$	CA	

Key: A: Atomic counting
C: Check combined with the atomic acquisition operation
M<sub>R</sub>: Memory barriers required only on release
M<sub>A</sub>: Memory barriers required on acquire

had been represented by double vertical rules before the conversion. The legends in the frame box appended here explain the abbreviations used in the matrix. Two types of memory barrier are denoted by subscripts here. The legends and subscripts are not present in Table 13.1 since they are redundant there.

Table D.6 (corresponding to Table C.1) is a sequence diagram drawn as a table.

Table D.7 is a tweaked version of Table 9.4. Here, the "Category" column in the original is removed and the categories are indicated in rows of bold-face font just below the mid-rules. This change makes it easier for \rowcolors{} command of "xcolor" package to work properly.

Table D.8 is another version which keeps original columns and colors rows only where a category has multiple rows. This is done by combining \rowcolors{} of "xcolor" and \cellcolor{} commands of the "colortbl"

package (\cellcolor{} overrides \rowcolors{}).

In Table 9.4, the latter layout without partial row coloring has been chosen for simplicity.

Table D.9 (corresponding to Table 15.1) is also a sequence diagram drawn as a tabular object.

Table D.10 shows another version of Table 17.5 with dashed horizontal and vertical rules of the arydshln package.

**Table D.10:** Refrigeration Power Consumption

			Power per watt
Situation	T (K)	$C_{ m P}$	waste heat (W)
Dry Ice	195	1.990	0.5
Liquid N <sub>2</sub>	77	0.356	2.8
Liquid H <sub>2</sub>	20	0.073	13.7
Liquid He	4	0.0138	72.3
IBM Q	0.015	0.000051	19,500.0

In this case, the vertical dashed rules seems unnecessary. The one without the vertical rules is shown in Table D.11.

**Table D.11:** Refrigeration Power Consumption

Situation	T (K)	$C_{ m P}$	Power per watt waste heat (W)
Dry Ice	195	1.990	0.5
Liquid N <sub>2</sub>	77	0.356	2.8
Liquid H <sub>2</sub>	20	0.073	13.7
Liquid He	4	0.0138	72.3
IBM Q	0.015	0.000051	19,500.0

## **D.3.6.3** Miscellaneous Candidates

Other improvement candidates are listed in the source of this section as comments.

 Table D.6: Cache Coherence Example

				CPU Cache		Memory		
Sequence #	CPU#	Operation	0	1	2	3	0	8
0		Initial State	-/I	-/I	-/I	-/I	V	V
1	0	Load	0/S	-/I	<b>-/I</b>	-/I	V	V
2	3	Load	0/S	-/I	-/I	0/S	V	V
3	0	Invalidation	8/S	-/I	-/I	0/S	V	V
4	2	RMW	8/S	-/I	0/E	-/I	V	V
5	2	Store	8/S	-/I	0/M	-/I	I	V
6	1	Atomic Inc	8/S	0/M	-/I	-/I	I	V
7	1	Writeback	8/S	8/S	-/I	-/I	V	V

**Table D.7:** RCU Publish-Subscribe and Version Maintenance APIs

Primitives	Availability	Overhead
List traversal		
<pre>list_for_each_entry_rcu()</pre>	2.5.59	Simple instructions (memory barrier on Alpha)
List update		
list_add_rcu()	2.5.44	Memory barrier
list_add_tail_rcu()	2.5.44	Memory barrier
list_del_rcu()	2.5.44	Simple instructions
list_replace_rcu()	2.6.9	Memory barrier
<pre>list_splice_init_rcu()</pre>	2.6.21	Grace-period latency
Hlist traversal		
<pre>hlist_for_each_entry_rcu()</pre>	2.6.8	Simple instructions (memory barrier on Alpha)
Hlist update		
hlist_add_after_rcu()	2.6.14	Memory barrier
hlist_add_before_rcu()	2.6.14	Memory barrier
hlist_add_head_rcu()	2.5.64	Memory barrier
hlist_del_rcu()	2.5.64	Simple instructions
hlist_replace_rcu()	2.6.15	Memory barrier
Pointer traversal		
rcu_dereference()	2.6.9	Simple instructions (memory barrier on Alpha)
Pointer update		
rcu_assign_pointer()	2.6.10	Memory barrier

Table D.8: RCU Publish-Subscribe and Version Maintenance APIs

Category	Primitives	Availability	Overhead
List traversal	list_for_each_entry_rcu()	2.5.59	Simple instructions (memory barrier on Alpha)
List update	list_add_rcu()	2.5.44	Memory barrier
	list_add_tail_rcu()	2.5.44	Memory barrier
	list_del_rcu()	2.5.44	Simple instructions
	list_replace_rcu()	2.6.9	Memory barrier
	<pre>list_splice_init_rcu()</pre>	2.6.21	Grace-period latency
Hlist traversal	hlist_for_each_entry_rcu()	2.6.8	Simple instructions (memory barrier on Alpha)
Hlist update	hlist_add_after_rcu()	2.6.14	Memory barrier
	hlist_add_before_rcu()	2.6.14	Memory barrier
	hlist_add_head_rcu()	2.5.64	Memory barrier
	hlist_del_rcu()	2.5.64	Simple instructions
	hlist_replace_rcu()	2.6.15	Memory barrier
Pointer traversal	rcu_dereference()	2.6.9	Simple instructions (memory barrier on Alpha)
Pointer update	rcu_assign_pointer()	2.6.10	Memory barrier

**Table D.9:** Memory Misordering: Store-Buffering Sequence of Events

	CPU 0			CPU 1		
	Instruction	Store Buffer	Cache	Instruction	Store Buffer	Cache
1	(Initial state)		x1==0	(Initial state)		x0==0
2	x0 = 2;	x0==2	x1==0	x1 = 2;	x1==2	x0==0
3	r2 = x1; (0)	x0==2	x1==0	r2 = x0; (0)	x1==2	x0==0
4	(Read-invalidate)	x0==2	x0==0	(Read-invalidate)	x1==2	x1==0
5	(Finish store)		x0==2	(Finish store)		x1==2

The Answer to the Ultimate Question of Life, The Universe, and Everything.

## Appendix E

"The Hitchhikers Guide to the Galaxy", Douglas Adams

# **Answers to Quick Quizzes**

## E.1 How To Use This Book

## Quick Quiz 1.1:

Where are the answers to the Quick Quizzes found?

#### Answer:

In Appendix E starting on page 389.

Hey, I thought I owed you an easy one! □

## Quick Quiz 1.2:

Some of the Quick Quiz questions seem to be from the viewpoint of the reader rather than the author. Is that really the intent? ■

## **Answer:**

Indeed it is! Many are questions that Paul E. McKenney would probably have asked if he was a novice student in a class covering this material. It is worth noting that Paul was taught most of this material by parallel hardware and software, not by professors. In Paul's experience, professors are much more likely to provide answers to verbal questions than are parallel systems, Watson notwithstanding. Of course, we could have a lengthy debate over which of professors or parallel systems provide the most useful answers to these sorts of questions, but for the time being let's just agree that usefulness of answers varies widely across the population both of professors and of parallel systems.

Other quizzes are quite similar to actual questions that have been asked during conference presentations and lectures covering the material in this book. A few others are from the viewpoint of the author.  $\Box$ 

#### **Ouick Ouiz 1.3:**

These Quick Quizzes are just not my cup of tea. What can I do about it? ■

#### Answer:

Here are a few possible strategies:

- 1. Just ignore the Quick Quizzes and read the rest of the book. You might miss out on the interesting material in some of the Quick Quizzes, but the rest of the book has lots of good material as well. This is an eminently reasonable approach if your main goal is to gain a general understanding of the material or if you are skimming through to book to find a solution to a specific problem.
- 2. If you find the Quick Quizzes distracting but impossible to ignore, you can always clone the LATEX source for this book from the git archive. You can then modify Makefile and qqz.sty to eliminate the Quick Quizzes from the PDF output. Alternatively, you could modify these two files so as to pull the answers inline, immediately following the questions.
- 3. Look at the answer immediately rather than investing a large amount of time in coming up with your own answer. This approach is reasonable when a given Quick Quiz's answer holds the key to a specific problem you are trying to solve. This approach is also reasonable if you want a somewhat deeper understanding of the material, but when you do not expect to be called upon to generate parallel solutions given only a blank sheet of paper.

Note that as of mid-2016 the quick quizzes are hyperlinked to the answers and vice versa. Click either the "Quick Quiz" heading or the small black square to move to the beginning of the answer. From the answer, click on the heading or the small black square to move to the beginning of the quiz, or, alternatively, click on the small

white square at the end of the answer to move to the end of the corresponding quiz.  $\Box$ 

## **E.2** Introduction

## Quick Quiz 2.1:

Come on now!!! Parallel programming has been known to be exceedingly hard for many decades. You seem to be hinting that it is not so hard. What sort of game are you playing? ■

#### **Answer:**

If you really believe that parallel programming is exceedingly hard, then you should have a ready answer to the question "Why is parallel programming hard?" One could list any number of reasons, ranging from deadlocks to race conditions to testing coverage, but the real answer is that it is not really all that hard. After all, if parallel programming was really so horribly difficult, how could a large number of open-source projects, ranging from Apache to MySQL to the Linux kernel, have managed to master it?

A better question might be: "Why is parallel programming *perceived* to be so difficult?" To see the answer, let's go back to the year 1991. Paul McKenney was walking across the parking lot to Sequent's benchmarking center carrying six dual-80486 Sequent Symmetry CPU boards, when he suddenly realized that he was carrying several times the price of the house he had just purchased. This high cost of parallel systems meant that parallel programming was restricted to a privileged few who worked for an employer who either manufactured or could afford to purchase machines costing upwards of \$100,000—in 1991 dollars US.

In contrast, in 2006, Paul finds himself typing these words on a dual-core x86 laptop. Unlike the dual-80486 CPU boards, this laptop also contains 2 GB of main memory, a 60 GB disk drive, a display, Ethernet, USB ports, wireless, and Bluetooth. And the laptop is more than an order of magnitude cheaper than even one of those dual-80486 CPU boards, even before taking inflation into account.

Parallel systems have truly arrived. They are no longer the sole domain of a privileged few, but something available to almost everyone.

The earlier restricted availability of parallel hardware is the *real* reason that parallel programming is considered so difficult. After all, it is quite difficult to learn to program even the simplest machine if you have no access to it. Since the age of rare and expensive parallel machines is for the most part behind us, the age during which parallel programming is perceived to be mind-crushingly difficult is coming to a close.  $\square$ 

## Quick Quiz 2.2:

How could parallel programming *ever* be as easy as sequential programming?  $\blacksquare$ 

#### Answer:

It depends on the programming environment. SQL [Int92] is an underappreciated success story, as it permits programmers who know nothing about parallelism to keep a large parallel system productively busy. We can expect more variations on this theme as parallel computers continue to become cheaper and more readily available. For example, one possible contender in the scientific and technical computing arena is MATLAB\*P, which is an attempt to automatically parallelize common matrix operations.

Finally, on Linux and UNIX systems, consider the following shell command:

get\_input | grep "interesting" | sort

This shell pipeline runs the get\_input, grep, and sort processes in parallel. There, that wasn't so hard, now was it?

In short, parallel programming is just as easy as sequential programming—at least in those environments that hide the parallelism from the user!

## Quick Quiz 2.3:

Oh, really??? What about correctness, maintainability, robustness, and so on? ■

#### Answer:

These are important goals, but they are just as important for sequential programs as they are for parallel programs. Therefore, important though they are, they do not belong on a list specific to parallel programming.

## Quick Quiz 2.4:

And if correctness, maintainability, and robustness don't make the list, why do productivity and generality? ■

#### Answer:

Given that parallel programming is perceived to be much

 $<sup>^{1}\,</sup>$  Yes, this sudden realization did cause him to walk quite a bit more carefully. Why do you ask?

<sup>&</sup>lt;sup>2</sup> Parallel programming is in some ways more difficult than sequential programming, for example, parallel validation is more difficult. But no longer mind-crushingly difficult.

harder than sequential programming, productivity is tantamount and therefore must not be omitted. Furthermore, high-productivity parallel-programming environments such as SQL serve a special purpose, hence generality must also be added to the list.  $\square$ 

## Quick Quiz 2.5:

Given that parallel programs are much harder to prove correct than are sequential programs, again, shouldn't correctness *really* be on the list? ■

#### Answer:

From an engineering standpoint, the difficulty in proving correctness, either formally or informally, would be important insofar as it impacts the primary goal of productivity. So, in cases where correctness proofs are important, they are subsumed under the "productivity" rubric.

## Quick Quiz 2.6:

What about just having fun? ■

#### **Answer:**

Having fun is important as well, but, unless you are a hobbyist, would not normally be a *primary* goal. On the other hand, if you *are* a hobbyist, go wild! □

## Quick Quiz 2.7:

Are there no cases where parallel programming is about something other than performance? ■

## **Answer:**

There certainly are cases where the problem to be solved is inherently parallel, for example, Monte Carlo methods and some numerical computations. Even in these cases, however, there will be some amount of extra work managing the parallelism.

Parallelism is also sometimes used for reliability. For but one example, triple-modulo redundancy has three systems run in parallel and vote on the result. In extreme cases, the three systems will be independently implemented using different algorithms and technologies.  $\square$ 

#### Quick Quiz 2.8:

Why all this prattling on about non-technical issues??? And not just *any* non-technical issue, but *productivity* of all things? Who cares?

## **Answer:**

If you are a pure hobbyist, perhaps you don't need to care. But even pure hobbyists will often care about how much they can get done, and how quickly. After all, the most popular hobbyist tools are usually those that are the best suited for the job, and an important part of the definition of "best suited" involves productivity. And if someone is paying you to write parallel code, they will very likely care deeply about your productivity. And if the person paying you cares about something, you would be most wise to pay at least some attention to it!

Besides, if you *really* didn't care about productivity, you would be doing it by hand rather than using a computer!

## Quick Quiz 2.9:

Given how cheap parallel systems have become, how can anyone afford to pay people to program them? ■

#### Answers

There are a number of answers to this question:

- Given a large computational cluster of parallel machines, the aggregate cost of the cluster can easily justify substantial developer effort, because the development cost can be spread over the large number of machines.
- 2. Popular software that is run by tens of millions of users can easily justify substantial developer effort, as the cost of this development can be spread over the tens of millions of users. Note that this includes things like kernels and system libraries.
- If the low-cost parallel machine is controlling the operation of a valuable piece of equipment, then the cost of this piece of equipment might easily justify substantial developer effort.
- 4. If the software for the low-cost parallel machine produces an extremely valuable result (e.g., mineral exploration), then the valuable result might again justify substantial developer cost.
- 5. Safety-critical systems protect lives, which can clearly justify very large developer effort.
- 6. Hobbyists and researchers might seek knowledge, experience, fun, or glory rather than gold.

So it is not the case that the decreasing cost of hardware renders software worthless, but rather that it is no longer possible to "hide" the cost of software development within the cost of the hardware, at least not unless there are extremely large quantities of hardware.  $\square$ 

## Quick Quiz 2.10:

This is a ridiculously unachievable ideal! Why not focus on something that is achievable in practice? ■

#### Answer:

This is eminently achievable. The cellphone is a computer that can be used to make phone calls and to send and receive text messages with little or no programming or configuration on the part of the end user.

This might seem to be a trivial example at first glance, but if you consider it carefully you will see that it is both simple and profound. When we are willing to sacrifice generality, we can achieve truly astounding increases in productivity. Those who indulge in excessive generality will therefore fail to set the productivity bar high enough to succeed near the top of the software stack. This fact of life even has its own acronym: YAGNI, or "You Ain't Gonna Need It."

## Quick Quiz 2.11:

Wait a minute! Doesn't this approach simply shift the development effort from you to whoever wrote the existing parallel software you are using? ■

## Answer:

Exactly! And that is the whole point of using existing software. One team's work can be used by many other teams, resulting in a large decrease in overall effort compared to all teams needlessly reinventing the wheel.

## Quick Quiz 2.12:

What other bottlenecks might prevent additional CPUs from providing additional performance? ■

## **Answer:**

There are any number of potential bottlenecks:

- Main memory. If a single thread consumes all available memory, additional threads will simply page themselves silly.
- Cache. If a single thread's cache footprint completely fills any shared CPU cache(s), then adding more threads will simply thrash those affected caches.
- Memory bandwidth. If a single thread consumes all available memory bandwidth, additional threads will simply result in additional queuing on the system interconnect.

4. I/O bandwidth. If a single thread is I/O bound, adding more threads will simply result in them all waiting in line for the affected I/O resource.

Specific hardware systems might have any number of additional bottlenecks. The fact is that every resource which is shared between multiple CPUs or threads is a potential bottleneck.  $\Box$ 

## Quick Quiz 2.13:

Other than CPU cache capacity, what might require limiting the number of concurrent threads?

#### Answer:

There are any number of potential limits on the number of threads:

- Main memory. Each thread consumes some memory (for its stack if nothing else), so that excessive numbers of threads can exhaust memory, resulting in excessive paging or memory-allocation failures.
- 2. I/O bandwidth. If each thread initiates a given amount of mass-storage I/O or networking traffic, excessive numbers of threads can result in excessive I/O queuing delays, again degrading performance. Some networking protocols may be subject to timeouts or other failures if there are so many threads that networking events cannot be responded to in a timely fashion.
- Synchronization overhead. For many synchronization protocols, excessive numbers of threads can result in excessive spinning, blocking, or rollbacks, thus degrading performance.

Specific applications and platforms may have any number of additional limiting factors.  $\Box$ 

## Quick Quiz 2.14:

Just what is "explicit timing"??? ■

#### Answer:

Where each thread is given access to some set of resources during an agreed-to slot of time. For example, a parallel program with eight threads might be organized into eight-millisecond time intervals, so that the first thread is given access during the first millisecond of each interval, the second thread during the second millisecond, and so on. This approach clearly requires carefully synchronized clocks and careful control of execution times, and therefore should be used with considerable caution.

In fact, outside of hard realtime environments, you almost certainly want to use something else instead. Explicit timing is nevertheless worth a mention, as it is always there when you need it.  $\Box$ 

## Quick Quiz 2.15:

Are there any other obstacles to parallel programming?

#### **Answer:**

There are a great many other potential obstacles to parallel programming. Here are a few of them:

- 1. The only known algorithms for a given project might be inherently sequential in nature. In this case, either avoid parallel programming (there being no law saying that your project *has* to run in parallel) or invent a new parallel algorithm.
- 2. The project allows binary-only plugins that share the same address space, such that no one developer has access to all of the source code for the project. Because many parallel bugs, including deadlocks, are global in nature, such binary-only plugins pose a severe challenge to current software development methodologies. This might well change, but for the time being, all developers of parallel code sharing a given address space need to be able to see *all* of the code running in that address space.
- 3. The project contains heavily used APIs that were designed without regard to parallelism [AGH+11a, CKZ+13]. Some of the more ornate features of the System V message-queue API form a case in point. Of course, if your project has been around for a few decades, and its developers did not have access to parallel hardware, it undoubtedly has at least its share of such APIs.
- 4. The project was implemented without regard to parallelism. Given that there are a great many techniques that work extremely well in a sequential environment, but that fail miserably in parallel environments, if your project ran only on sequential hardware for most of its lifetime, then your project undoubtably has at least its share of parallel-unfriendly code.
- 5. The project was implemented without regard to good software-development practice. The cruel truth is that shared-memory parallel environments are often much less forgiving of sloppy development practices than are sequential environments. You may be wellserved to clean up the existing design and code prior to attempting parallelization.

6. The people who originally did the development on your project have since moved on, and the people remaining, while well able to maintain it or add small features, are unable to make "big animal" changes. In this case, unless you can work out a very simple way to parallelize your project, you will probably be best off leaving it sequential. That said, there are a number of simple approaches that you might use to parallelize your project, including running multiple instances of it, using a parallel implementation of some heavily used library function, or making use of some other parallel project, such as a database.

One can argue that many of these obstacles are non-technical in nature, but that does not make them any less real. In short, parallelization of a large body of code can be a large and complex effort. As with any large and complex effort, it makes sense to do your homework beforehand.  $\square$ 

## E.3 Hardware and its Habits

## Quick Quiz 3.1:

Why should parallel programmers bother learning low-level properties of the hardware? Wouldn't it be easier, better, and more general to remain at a higher level of abstraction?

#### **Answer:**

It might well be easier to ignore the detailed properties of the hardware, but in most cases it would be quite foolish to do so. If you accept that the only purpose of parallelism is to increase performance, and if you further accept that performance depends on detailed properties of the hardware, then it logically follows that parallel programmers are going to need to know at least a few hardware properties.

This is the case in most engineering disciplines. Would *you* want to use a bridge designed by an engineer who did not understand the properties of the concrete and steel making up that bridge? If not, why would you expect a parallel programmer to be able to develop competent parallel software without at least *some* understanding of the underlying hardware?

#### **Ouick Ouiz 3.2:**

What types of machines would allow atomic operations on multiple data elements? ■

#### **Answer:**

One answer to this question is that it is often possible to pack multiple elements of data into a single machine word, which can then be manipulated atomically.

A more trendy answer would be machines supporting transactional memory [Lom77]. As of early 2014, several mainstream systems provide limited hardware transactional memory implementations, which is covered in more detail in Section 17.3. The jury is still out on the applicability of software transactional memory [MMW07, PW07, RHP+07, CBM+08, DFGG11, MS12]. Additional information on software transactional memory may be found in Section 17.2. □

## Quick Quiz 3.3:

So have CPU designers also greatly reduced the overhead of cache misses? ■

#### Answer:

Unfortunately, not so much. There has been some reduction given constant numbers of CPUs, but the finite speed of light and the atomic nature of matter limits their ability to reduce cache-miss overhead for larger systems. Section 3.3 discusses some possible avenues for possible future progress. □

## Quick Quiz 3.4:

This is a *simplified* sequence of events? How could it *possibly* be any more complex? ■

#### Answer:

This sequence ignored a number of possible complications, including:

- 1. Other CPUs might be concurrently attempting to perform CAS operations involving this same cacheline.
- 2. The cacheline might have been replicated read-only in several CPUs' caches, in which case, it would need to be flushed from their caches.
- CPU 7 might have been operating on the cache line when the request for it arrived, in which case CPU 7 might need to hold off the request until its own operation completed.
- 4. CPU 7 might have ejected the cacheline from its cache (for example, in order to make room for other data), so that by the time that the request arrived, the cacheline was on its way to memory.

A correctable error might have occurred in the cacheline, which would then need to be corrected at some point before the data was used.

Production-quality cache-coherence mechanisms are extremely complicated due to these sorts of considerations [HP95, CSG99, MHS12, SHW11]. □

## Quick Quiz 3.5:

Why is it necessary to flush the cacheline from CPU 7's cache? ■

#### Answer:

If the cacheline was not flushed from CPU 7's cache, then CPUs 0 and 7 might have different values for the same set of variables in the cacheline. This sort of incoherence would greatly complicate parallel software, and so hardware architects have been convinced to avoid it.

#### Quick Quiz 3.6:

Surely the hardware designers could be persuaded to improve this situation! Why have they been content with such abysmal performance for these single-instruction operations?

## Answer:

The hardware designers *have* been working on this problem, and have consulted with no less a luminary than the physicist Stephen Hawking. Hawking's observation was that the hardware designers have two basic problems [Gar07]:

- 1. the finite speed of light, and
- 2. the atomic nature of matter.

The first problem limits raw speed, and the second limits miniaturization, which in turn limits frequency. And even this sidesteps the power-consumption issue that is currently holding production frequencies to well below 10 GHz.

Nevertheless, some progress is being made, as may be seen by comparing Table E.1 with Table 3.1 on page 22. Integration of hardware threads in a single core and multiple cores on a die have improved latencies greatly, at least within the confines of a single core or single die. There has been some improvement in overall system latency, but only by about a factor of two. Unfortunately, neither the speed of light nor the atomic nature of matter has changed much in the past few years.

**Table E.1:** Performance of Synchronization Mechanisms on 16-CPU 2.8 GHz Intel X5550 (Nehalem) System

Operation	Cost (ns)	Ratio (cost/clock)
Clock period	0.4	1.0
"Best-case" CAS	12.2	33.8
Best-case lock	25.6	71.2
Single cache miss	12.9	35.8
CAS cache miss	7.0	19.4
Off-Core		
Single cache miss	31.2	86.6
CAS cache miss	31.2	86.5
Off-Socket		
Single cache miss	92.4	256.7
CAS cache miss	95.9	266.4
Comms Fabric	2,600	7,220
Global Comms	195,000,000	542,000,000

Section 3.3 looks at what else hardware designers might be able to do to ease the plight of parallel programmers.  $\Box$ 

## Quick Quiz 3.7:

These numbers are insanely large! How can I possibly get my head around them? ■

## **Answer:**

Get a roll of toilet paper. In the USA, each roll will normally have somewhere around 350-500 sheets. Tear off one sheet to represent a single clock cycle, setting it aside. Now unroll the rest of the roll.

The resulting pile of toilet paper will likely represent a single CAS cache miss.

For the more-expensive inter-system communications latencies, use several rolls (or multiple cases) of toilet paper to represent the communications latency.

Important safety tip: make sure to account for the needs of those you live with when appropriating toilet paper!  $\Box$ 

## Quick Quiz 3.8:

But individual electrons don't move anywhere near that fast, even in conductors!!! The electron drift velocity in a conductor under the low voltages found in semiconductors is on the order of only one *millimeter* per second. What gives???

#### **Answer:**

Electron drift velocity tracks the long-term movement of individual electrons. It turns out that individual electrons bounce around quite randomly, so that their instantaneous speed is very high, but over the long term, they don't move very far. In this, electrons resemble long-distance commuters, who might spend most of their time traveling at full highway speed, but over the long term going nowhere. These commuters' speed might be 70 miles per hour (113 kilometers per hour), but their long-term drift velocity relative to the planet's surface is zero.

Therefore, we should pay attention not to the electrons' drift velocity, but to their instantaneous velocities. However, even their instantaneous velocities are nowhere near a significant fraction of the speed of light. Nevertheless, the measured velocity of electric waves in conductors *is* a substantial fraction of the speed of light, so we still have a mystery on our hands.

The other trick is that electrons interact with each other at significant distances (from an atomic perspective, anyway), courtesy of their negative charge. This interaction is carried out by photons, which *do* move at the speed of light. So even with electricity's electrons, it is photons doing most of the fast footwork.

Extending the commuter analogy, a driver might use a smartphone to inform other drivers of an accident or congestion, thus allowing a change in traffic flow to propagate much faster than the instantaneous velocity of the individual cars. Summarizing the analogy between electricity and traffic flow:

- 1. The (very low) drift velocity of an electron is similar to the long-term velocity of a commuter, both being very nearly zero.
- The (still rather low) instantaneous velocity of an electron is similar to the instantaneous velocity of a car in traffic. Both are much higher than the drift velocity, but quite small compared to the rate at which changes propagate.
- 3. The (much higher) propagation velocity of an electric wave is primarily due to photons transmitting electromagnetic force among the electrons. Similarly, traffic patterns can change quite quickly due to communication among drivers. Not that this is necessarily of much help to the drivers already stuck in traffic, any more than it is to the electrons already pooled in a given capacitor.

Of course, to fully understand this topic, you should read up on electrodynamics.  $\Box$ 

#### Quick Quiz 3.9:

Given that distributed-systems communication is so horribly expensive, why does anyone bother with such systems?

#### Answer:

There are a number of reasons:

- Shared-memory multiprocessor systems have strict size limits. If you need more than a few thousand CPUs, you have no choice but to use a distributed system.
- Extremely large shared-memory systems tend to be quite expensive and to have even longer cachemiss latencies than does the small four-CPU system shown in Table 3.1.
- The distributed-systems communications latencies do not necessarily consume the CPU, which can often allow computation to proceed in parallel with message transfer.
- 4. Many important problems are "embarrassingly parallel", so that extremely large quantities of processing may be enabled by a very small number of messages. SETI@HOME [Uni08b] is but one example of such an application. These sorts of applications can make good use of networks of computers despite extremely long communications latencies.

It is likely that continued work on parallel applications will increase the number of embarrassingly parallel applications that can run well on machines and/or clusters having long communications latencies. That said, greatly reduced hardware latencies would be an extremely welcome development.  $\square$ 

## Quick Quiz 3.10:

OK, if we are going to have to apply distributed-programming techniques to shared-memory parallel programs, why not just always use these distributed techniques and dispense with shared memory?

#### Answer:

Because it is often the case that only a small fraction of the program is performance-critical. Shared-memory parallelism allows us to focus distributed-programming techniques on that small fraction, allowing simpler shared-memory techniques to be used on the non-performance-critical bulk of the program.  $\Box$ 

## E.4 Tools of the Trade

## Quick Quiz 4.1:

You call these tools??? They look more like low-level synchronization primitives to me! ■

#### Answer:

They look that way because they are in fact low-level synchronization primitives. But as such, they are in fact the fundamental tools for building low-level concurrent software.  $\Box$ 

## Quick Quiz 4.2:

But this silly shell script isn't a *real* parallel program! Why bother with such trivia???

#### Answer:

Because you should never forget the simple stuff!

Please keep in mind that the title of this book is "Is Parallel Programming Hard, And, If So, What Can You Do About It?". One of the most effective things you can do about it is to avoid forgetting the simple stuff! After all, if you choose to do parallel programming the hard way, you have no one but yourself to blame.  $\square$ 

## Quick Quiz 4.3:

Is there a simpler way to create a parallel shell script? If so, how? If not, why not? ■

#### Answer:

One straightforward approach is the shell pipeline:

```
grep $pattern1 | sed -e 's/a/b/' | sort
```

For a sufficiently large input file, grep will patternmatch in parallel with sed editing and with the input processing of sort. See the file parallel.sh for a demonstration of shell-script parallelism and pipelining.

## Quick Quiz 4.4:

But if script-based parallel programming is so easy, why bother with anything else?

#### **Answer:**

In fact, it is quite likely that a very large fraction of parallel

programs in use today are script-based. However, script-based parallelism does have its limitations:

- Creation of new processes is usually quite heavyweight, involving the expensive fork() and exec() system calls.
- 2. Sharing of data, including pipelining, typically involves expensive file I/O.
- 3. The reliable synchronization primitives available to scripts also typically involve expensive file I/O.
- Scripting languages are often too slow, but are often quite useful when coordinating execution of longrunning programs written in lower-level programming languages.

These limitations require that script-based parallelism use coarse-grained parallelism, with each unit of work having execution time of at least tens of milliseconds, and preferably much longer.

Those requiring finer-grained parallelism are well advised to think hard about their problem to see if it can be expressed in a coarse-grained form. If not, they should consider using other parallel-programming environments, such as those discussed in Section 4.2.  $\square$ 

#### Quick Quiz 4.5:

Why does this wait() primitive need to be so complicated? Why not just make it work like the shell-script wait does? ■

## Answer:

Some parallel applications need to take special action when specific children exit, and therefore need to wait for each child individually. In addition, some parallel applications need to detect the reason that the child died. As we saw in Listing 4.2, it is not hard to build a waitall() function out of the wait() function, but it would be impossible to do the reverse. Once the information about a specific child is lost, it is lost.  $\square$ 

## Quick Quiz 4.6:

Isn't there a lot more to fork() and wait() than discussed here?  $\blacksquare$ 

## **Answer:**

Indeed there is, and it is quite possible that this section will be expanded in future versions to include messaging features (such as UNIX pipes, TCP/IP, and shared file I/O) and memory mapping (such as mmap() and shmget()).

In the meantime, there are any number of textbooks that cover these primitives in great detail, and the truly motivated can read manpages, existing parallel applications using these primitives, as well as the source code of the Linux-kernel implementations themselves.

It is important to note that the parent process in Listing 4.3 waits until after the child terminates to do its printf(). Using printf()'s buffered I/O concurrently to the same file from multiple processes is non-trivial, and is best avoided. If you really need to do concurrent buffered I/O, consult the documentation for your OS. For UNIX/Linux systems, Stewart Weiss's lecture notes provide a good introduction with informative examples [Wei13a].  $\square$ 

## Quick Quiz 4.7:

If the mythread() function in Listing 4.4 can simply return, why bother with pthread\_exit()? ■

#### Answers

In this simple example, there is no reason whatsoever. However, imagine a more complex example, where mythread() invokes other functions, possibly separately compiled. In such a case, pthread\_exit() allows these other functions to end the thread's execution without having to pass some sort of error return all the way back up to mythread().  $\square$ 

## Quick Quiz 4.8:

If the C language makes no guarantees in presence of a data race, then why does the Linux kernel have so many data races? Are you trying to tell me that the Linux kernel is completely broken??? ■

## **Answer:**

Ah, but the Linux kernel is written in a carefully selected superset of the C language that includes special GNU extensions, such as asms, that permit safe execution even in presence of data races. In addition, the Linux kernel does not run on a number of platforms where data races would be especially problematic. For an example, consider embedded systems with 32-bit pointers and 16-bit busses. On such a system, a data race involving a store to and a load from a given pointer might well result in the load returning the low-order 16 bits of the old value of the pointer concatenated with the high-order 16 bits of the new value of the pointer.

Nevertheless, even in the Linux kernel, data races can be quite dangerous and should be avoided where feasible [Cor12].  $\square$ 

## Quick Quiz 4.9:

What if I want several threads to hold the same lock at the same time?

#### Answer:

The first thing you should do is to ask yourself why you would want to do such a thing. If the answer is "because I have a lot of data that is read by many threads, and only occasionally updated", then POSIX reader-writer locks might be what you are looking for. These are introduced in Section 4.2.4.

Another way to get the effect of multiple threads holding the same lock is for one thread to acquire the lock, and then use pthread\_create() to create the other threads. The question of why this would ever be a good idea is left to the reader.

#### Ouick Ouiz 4.10:

Why not simply make the argument to lock\_reader() on line 5 of Listing 4.5 be a pointer to a pthread\_mutex\_t? ■

#### Answer:

Because we will need to pass lock\_reader() to pthread\_create(). Although we could cast the function when passing it to pthread\_create(), function casts are quite a bit uglier and harder to get right than are simple pointer casts.  $\square$ 

#### **Quick Quiz 4.11:**

Writing four lines of code for each acquisition and release of a pthread\_mutex\_t sure seems painful! Isn't there a better way? ■

#### Answer:

Indeed! And for that reason, the pthread\_mutex\_lock() and pthread\_mutex\_unlock() primitives are normally wrapped in functions that do this error checking. Later on, we will wrap them with the Linux kernel spin\_lock() and spin\_unlock() APIs.

## Quick Quiz 4.12:

Is "x = 0" the only possible output from the code fragment shown in Listing 4.6? If so, why? If not, what other output could appear, and why?

## Answer:

No. The reason that "x = 0" was output was that lock\_reader() acquired the lock first. Had lock\_writer() instead acquired the lock first, then the output would have been "x = 3". However, because the code fragment started lock\_reader() first and because this run was

performed on a multiprocessor, one would normally expect lock\_reader() to acquire the lock first. However, there are no guarantees, especially on a busy system.

## Quick Quiz 4.13:

Using different locks could cause quite a bit of confusion, what with threads seeing each others' intermediate states. So should well-written parallel programs restrict themselves to using a single lock in order to avoid this kind of confusion?

#### Answer:

Although it is sometimes possible to write a program using a single global lock that both performs and scales well, such programs are exceptions to the rule. You will normally need to use multiple locks to attain good performance and scalability.

One possible exception to this rule is "transactional memory", which is currently a research topic. Transactional-memory semantics can be loosely thought of as those of a single global lock with optimizations permitted and with the addition of rollback [Boe09].

## Quick Quiz 4.14:

In the code shown in Listing 4.7, is lock\_reader() guaranteed to see all the values produced by lock\_writer()? Why or why not? ■

#### Answer:

No. On a busy system, lock\_reader() might be preempted for the entire duration of lock\_writer()'s execution, in which case it would not see *any* of lock\_ writer()'s intermediate states for x.  $\square$ 

## Quick Quiz 4.15:

Wait a minute here!!! Listing 4.6 didn't initialize shared variable x, so why does it need to be initialized in Listing 4.7? ■

## **Answer:**

See line 3 of Listing 4.5. Because the code in Listing 4.6 ran first, it could rely on the compile-time initialization of x. The code in Listing 4.7 ran next, so it had to reinitialize x.  $\Box$ 

## Quick Quiz 4.16:

Instead of using READ\_ONCE() everywhere, why not just declare goflag as volatile on line 10 of Listing 4.8?

## Answer:

A volatile declaration is in fact a reasonable alternative

in this particular case. However, use of READ\_ONCE() has the benefit of clearly flagging to the reader that goflag is subject to concurrent reads and updates. However, READ\_ONCE() is especially useful in cases where most of the accesses are protected by a lock (and thus *not* subject to change), but where a few of the accesses are made outside of the lock. Using a volatile declaration in this case would make it harder for the reader to note the special accesses outside of the lock, and would also make it harder for the compiler to generate good code under the lock.  $\square$ 

## Quick Quiz 4.17:

READ\_ONCE() only affects the compiler, not the CPU. Don't we also need memory barriers to make sure that the change in goflag's value propagates to the CPU in a timely fashion in Listing 4.8? ■

#### **Answer:**

No, memory barriers are not needed and won't help here. Memory barriers only enforce ordering among multiple memory references: They absolutely do not guarantee to expedite the propagation of data from one part of the system to another.<sup>3</sup> This leads to a quick rule of thumb: You do not need memory barriers unless you are using more than one variable to communicate between multiple threads.

But what about nreadersrunning? Isn't that a second variable used for communication? Indeed it is, and there really are the needed memory-barrier instructions buried in \_\_sync\_fetch\_and\_add(), which make sure that the thread proclaims its presence before checking to see if it should start.  $\square$ 

## Quick Quiz 4.18:

Would it ever be necessary to use READ\_ONCE() when accessing a per-thread variable, for example, a variable declared using GCC's \_\_thread storage class? ■

#### **Answer:**

It depends. If the per-thread variable was accessed only from its thread, and never from a signal handler, then no. Otherwise, it is quite possible that READ\_ONCE() is needed. We will see examples of both situations in Section 5.4.4.

This leads to the question of how one thread can gain access to another thread's \_\_thread variable, and the answer is that the second thread must store a pointer to

its \_\_thread pointer somewhere that the first thread has access to. One common approach is to maintain a linked list with one element per thread, and to store the address of each thread's \_\_thread variable in the corresponding element.

## Quick Quiz 4.19:

Isn't comparing against single-CPU throughput a bit harsh? ■

#### **Answer:**

Not at all. In fact, this comparison was, if anything, overly lenient. A more balanced comparison would be against single-CPU throughput with the locking primitives commented out.  $\square$ 

## Quick Quiz 4.20:

But 1,000 instructions is not a particularly small size for a critical section. What do I do if I need a much smaller critical section, for example, one containing only a few tens of instructions?

#### Answer:

If the data being read *never* changes, then you do not need to hold any locks while accessing it. If the data changes sufficiently infrequently, you might be able to checkpoint execution, terminate all threads, change the data, then restart at the checkpoint.

Another approach is to keep a single exclusive lock per thread, so that a thread read-acquires the larger aggregate reader-writer lock by acquiring its own lock, and write-acquires by acquiring all the per-thread locks [HW92]. This can work quite well for readers, but causes writers to incur increasingly large overheads as the number of threads increases.

Some other ways of handling very small critical sections are described in Chapter 9.  $\square$ 

## Quick Quiz 4.21:

In Figure 4.2, all of the traces other than the 100M trace deviate gently from the ideal line. In contrast, the 100M trace breaks sharply from the ideal line at 64 CPUs. In addition, the spacing between the 100M trace and the 10M trace is much smaller than that between the 10M trace and the 1M trace. Why does the 100M trace behave so much differently than the other traces?

#### Answer:

Your first clue is that 64 CPUs is exactly half of the 128 CPUs on the machine. The difference is an artifact of hardware threading. This system has 64 cores with two

<sup>&</sup>lt;sup>3</sup> There have been persistent rumors of hardware in which memory barriers actually do expedite propagation of data, but no confirmed sightings.

hardware threads per core. As long as fewer than 64 threads are running, each can run in its own core. But as soon as there are more than 64 threads, some of the threads must share cores. Because the pair of threads in any given core share some hardware resources, the throughput of two threads sharing a core is not quite as high as that of two threads each in their own core. So the performance of the 100M trace is limited not by the reader-writer lock, but rather by the sharing of hardware resources between hardware threads in a single core.

This can also be seen in the 10M trace, which deviates gently from the ideal line up to 64 threads, then breaks sharply down, parallel to the 100M trace. Up to 64 threads, the 10M trace is limited primarily by reader-writer lock scalability, and beyond that, also by sharing of hardware resources between hardware threads in a single core.

## Quick Quiz 4.22:

POWER5 is more than a decade old, and new hardware should be faster. So why should anyone worry about reader-writer locks being slow?

## Answer:

In general, newer hardware is improving. However, it will need to improve more than two orders of magnitude to permit reader-writer lock to achieve ideal performance on 128 CPUs. Worse yet, the greater the number of CPUs, the larger the required performance improvement. The performance problems of reader-writer locking are therefore very likely to be with us for quite some time to come.

## Quick Quiz 4.23:

Is it really necessary to have both sets of primitives? ■

#### **Answer:**

Strictly speaking, no. One could implement any member of the second set using the corresponding member of the first set. For example, one could implement \_\_sync\_nand\_and\_fetch() in terms of \_\_sync\_fetch\_and\_nand() as follows:

```
tmp = v;
ret = __sync_fetch_and_nand(p, tmp);
ret = ~ret & tmp;
```

It is similarly possible to implement \_\_sync\_fetch\_ and\_add(), \_\_sync\_fetch\_and\_sub(), and \_\_sync\_fetch\_and\_xor() in terms of their post-value counterparts.

However, the alternative forms can be quite convenient, both for the programmer and for the compiler/library implementor.  $\Box$ 

## Quick Quiz 4.24:

Given that these atomic operations will often be able to generate single atomic instructions that are directly supported by the underlying instruction set, shouldn't they be the fastest possible way to get things done?

#### Answer:

Unfortunately, no. See Chapter 5 for some stark counterexamples.  $\square$ 

## Quick Quiz 4.25:

What happened to the Linux-kernel equivalents to fork() and wait()? ■

#### Answer:

They don't really exist. All tasks executing within the Linux kernel share memory, at least unless you want to do a huge amount of memory-mapping work by hand.

## Quick Quiz 4.26:

What problems could occur if the variable counter were incremented without the protection of mutex? ■

#### Answer:

On CPUs with load-store architectures, incrementing counter might compile into something like the following:

```
LOAD counter,r0
INC r0
STORE r0,counter
```

On such machines, two threads might simultaneously load the value of counter, each increment it, and each store the result. The new value of counter will then only be one greater than before, despite two threads each incrementing it.  $\square$ 

## Quick Quiz 4.27:

How could you work around the lack of a per-thread-variable API on systems that do not provide it? ■

## Answer:

One approach would be to create an array indexed by smp\_thread\_id(), and another would be to use a hash table to map from smp\_thread\_id() to an array index—which is in fact what this set of APIs does in pthread environments.

Another approach would be for the parent to allocate a structure containing fields for each desired per-thread variable, then pass this to the child during thread creation. However, this approach can impose large software-engineering costs in large systems. To see this, imagine if all global variables in a large system had to be declared in a single file, regardless of whether or not they were C static variables!

## Quick Quiz 4.28:

Wouldn't the shell normally use vfork() rather than fork()? ■

#### **Answer:**

It might well do that, however, checking is left as an exercise for the reader. But in the meantime, I hope that we can agree that vfork() is a variant of fork(), so that we can use fork() as a generic term covering both.

## E.5 Counting

## Quick Quiz 5.1:

Why on earth should efficient and scalable counting be hard? After all, computers have special hardware for the sole purpose of doing counting, addition, subtraction, and lots more besides, don't they??? ■

#### **Answer:**

Because the straightforward counting algorithms, for example, atomic operations on a shared counter, either are slow and scale badly, or are inaccurate, as will be seen in Section 5.1.  $\square$ 

## Quick Quiz 5.2:

Network-packet counting problem. Suppose that you need to collect statistics on the number of networking packets (or total number of bytes) transmitted and/or received. Packets might be transmitted or received by any CPU on the system. Suppose further that this large machine is capable of handling a million packets per second, and that there is a systems-monitoring package that reads out the count every five seconds. How would you implement this statistical counter?

## Answer:

Hint: The act of updating the counter must be blazingly fast, but because the counter is read out only about once in five million updates, the act of reading out the counter can be quite slow. In addition, the value read out normally need not be all that accurate—after all, since the counter is updated a thousand times per millisecond, we should be able to work with a value that is within a few thousand counts of the "true value", whatever "true value" might mean in this context. However, the value read out should maintain roughly the same absolute error over time. For example, a 1 % error might be just fine when the count is on the order of a million or so, but might be absolutely unacceptable once the count reaches a trillion. See Section 5.2.  $\square$ 

## Quick Quiz 5.3:

Approximate structure-allocation limit problem. Suppose that you need to maintain a count of the number of structures allocated in order to fail any allocations once the number of structures in use exceeds a limit (say, 10,000). Suppose further that these structures are short-lived, that the limit is rarely exceeded, and that a "sloppy" approximate limit is acceptable. ■

#### **Answer:**

Hint: The act of updating the counter must again be blazingly fast, but the counter is read out each time that the counter is increased. However, the value read out need not be accurate *except* that it must distinguish approximately between values below the limit and values greater than or equal to the limit. See Section 5.3.  $\square$ 

## Quick Quiz 5.4:

Exact structure-allocation limit problem. Suppose that you need to maintain a count of the number of structures allocated in order to fail any allocations once the number of structures in use exceeds an exact limit (again, say 10,000). Suppose further that these structures are short-lived, and that the limit is rarely exceeded, that there is almost always at least one structure in use, and suppose further still that it is necessary to know exactly when this counter reaches zero, for example, in order to free up some memory that is not required unless there is at least one structure in use.

## **Answer:**

Hint: The act of updating the counter must once again be blazingly fast, but the counter is read out each time that the counter is increased. However, the value read out need not be accurate *except* that it absolutely must distinguish perfectly between values between the limit and zero on the one hand, and values that either are less than or equal to zero or are greater than or equal to the limit on the other hand. See Section 5.4.  $\square$ 

## Quick Quiz 5.5:

Removable I/O device access-count problem. Suppose that you need to maintain a reference count on a heavily used removable mass-storage device, so that you can tell the user when it is safe to remove the device. This device follows the usual removal procedure where the user indicates a desire to remove the device, and the system tells the user when it is safe to do so.

#### Answer:

Hint: Yet again, the act of updating the counter must be blazingly fast and scalable in order to avoid slowing down I/O operations, but because the counter is read out only when the user wishes to remove the device, the counter read-out operation can be extremely slow. Furthermore, there is no need to be able to read out the counter at all unless the user has already indicated a desire to remove the device. In addition, the value read out need not be accurate *except* that it absolutely must distinguish perfectly between non-zero and zero values, and even then only when the device is in the process of being removed. However, once it has read out a zero value, it must act to keep the value at zero until it has taken some action to prevent subsequent threads from gaining access to the device being removed. See Section 5.5.  $\square$ 

## Quick Quiz 5.6:

But doesn't the ++ operator produce an x86 add-tomemory instruction? And won't the CPU cache cause this to be atomic? ■

## **Answer:**

Although the ++ operator *could* be atomic, there is no requirement that it be so. And indeed, GCC often chooses to load the value to a register, increment the register, then store the value to memory, which is decidedly non-atomic.

#### Quick Quiz 5.7:

The 8-figure accuracy on the number of failures indicates that you really did test this. Why would it be necessary to test such a trivial program, especially when the bug is easily seen by inspection?

#### Answer:

Not only are there very few trivial parallel programs, and most days I am not so sure that there are many trivial sequential programs, either.

No matter how small or simple the program, if you haven't tested it, it does not work. And even if you have

tested it, Murphy's Law says that there will be at least a few bugs still lurking.

Furthermore, while proofs of correctness certainly do have their place, they never will replace testing, including the counttorture. In test setup used here. After all, proofs are only as good as the assumptions that they are based on. Furthermore, proofs can have bugs just as easily as programs can!

## Quick Quiz 5.8:

Why doesn't the dashed line on the x axis meet the diagonal line at x = 1?

#### Answer:

Because of the overhead of the atomic operation. The dashed line on the x axis represents the overhead of a single *non-atomic* increment. After all, an *ideal* algorithm would not only scale linearly, it would also incur no performance penalty compared to single-threaded code.

This level of idealism may seem severe, but if it is good enough for Linus Torvalds, it is good enough for you.

## Quick Quiz 5.9:

But atomic increment is still pretty fast. And incrementing a single variable in a tight loop sounds pretty unrealistic to me, after all, most of the program's execution should be devoted to actually doing work, not accounting for the work it has done! Why should I care about making this go faster?

## Answer:

In many cases, atomic increment will in fact be fast enough for you. In those cases, you should by all means use atomic increment. That said, there are many real-world situations where more elaborate counting algorithms are required. The canonical example of such a situation is counting packets and bytes in highly optimized networking stacks, where it is all too easy to find much of the execution time going into these sorts of accounting tasks, especially on large multiprocessors.


In addition, as noted at the beginning of this chapter, counting provides an excellent view of the issues encountered in shared-memory parallel programs. □

## Quick Quiz 5.10:

But why can't CPU designers simply ship the addition operation to the data, avoiding the need to circulate the cache line containing the global variable being incremented?

#### Answer:

It might well be possible to do this in some cases. However, there are a few complications: E.5. COUNTING 403



**Figure E.1:** Data Flow For Global Combining-Tree Atomic Increment

- 1. If the value of the variable is required, then the thread will be forced to wait for the operation to be shipped to the data, and then for the result to be shipped back.
- If the atomic increment must be ordered with respect to prior and/or subsequent operations, then the thread will be forced to wait for the operation to be shipped to the data, and for an indication that the operation completed to be shipped back.
- Shipping operations among CPUs will likely require more lines in the system interconnect, which will consume more die area and more electrical power.

But what if neither of the first two conditions holds? Then you should think carefully about the algorithms discussed in Section 5.2, which achieve near-ideal performance on commodity hardware.

If either or both of the first two conditions hold, there is *some* hope for improved hardware. One could imagine the hardware implementing a combining tree, so that the increment requests from multiple CPUs are combined by the hardware into a single addition when the combined request reaches the hardware. The hardware could also apply an order to the requests, thus returning to each CPU the return value corresponding to its particular atomic increment. This results in instruction latency that varies as  $O(\log N)$ , where N is the number of CPUs, as shown in Figure E.1. And CPUs with this sort of hardware optimization are starting to appear as of 2011.

This is a great improvement over the O(N) performance of current hardware shown in Figure 5.2, and it is possible that hardware latencies might decrease further if innovations such as three-dimensional fabrication

prove practical. Nevertheless, we will see that in some important special cases, software can do *much* better. □

## Quick Quiz 5.11:

But doesn't the fact that C's "integers" are limited in size complicate things? ■

#### Answer:

No, because modulo addition is still commutative and associative. At least as long as you use unsigned integers. Recall that in the C standard, overflow of signed integers results in undefined behavior, never mind the fact that machines that do anything other than wrap on overflow are quite rare these days. Unfortunately, compilers frequently carry out optimizations that assume that signed integers will not overflow, so if your code allows signed integers to overflow, you can run into trouble even on twos-complement hardware.

That said, one potential source of additional complexity arises when attempting to gather (say) a 64-bit sum from 32-bit per-thread counters. Dealing with this added complexity is left as an exercise for the reader, for whom some of the techniques introduced later in this chapter could be quite helpful.  $\square$ 

## Quick Quiz 5.12:

An array??? But doesn't that limit the number of threads?



#### Answer:

It can, and in this toy implementation, it does. But it is not that hard to come up with an alternative implementation that permits an arbitrary number of threads, for example, using GCC's \_\_thread facility, as shown in Section 5.2.4.

## Quick Quiz 5.13:

What other choice does GCC have, anyway??? ■

#### Answer

According to the C standard, the effects of fetching a variable that might be concurrently modified by some other thread are undefined. It turns out that the C standard really has no other choice, given that C must support (for example) eight-bit architectures which are incapable of atomically loading a long. An upcoming version of the C standard aims to fill this gap, but until then, we depend on the kindness of the GCC developers.

Alternatively, use of volatile accesses such as those provided by ACCESS\_ONCE() [Cor12] can help constrain the compiler, at least in cases where the hardware is capable

of accessing the value with a single memory-reference instruction.  $\Box$ 

## Quick Quiz 5.14:

How does the per-thread counter variable in Listing 5.3 get initialized? ■

## Answer:

The C standard specifies that the initial value of global variables is zero, unless they are explicitly initialized. So the initial value of all the instances of counter will be zero. Furthermore, in the common case where the user is interested only in differences between consecutive reads from statistical counters, the initial value is irrelevant.

## Quick Quiz 5.15:

How is the code in Listing 5.3 supposed to permit more than one counter? ■

#### Answer:

Indeed, this toy example does not support more than one counter. Modifying it so that it can provide multiple counters is left as an exercise to the reader.  $\Box$ 

#### Quick Quiz 5.16:

The read operation takes time to sum up the per-thread values, and during that time, the counter could well be changing. This means that the value returned by read\_count() in Listing 5.3 will not necessarily be exact. Assume that the counter is being incremented at rate r counts per unit time, and that read\_count()'s execution consumes  $\Delta$  units of time. What is the expected error in the return value?

#### **Answer:**

Let's do worst-case analysis first, followed by a less conservative analysis.

In the worst case, the read operation completes immediately, but is then delayed for  $\Delta$  time units before returning, in which case the worst-case error is simply  $r\Delta$ .

This worst-case behavior is rather unlikely, so let us instead consider the case where the reads from each of the N counters is spaced equally over the time period  $\Delta$ . There will be N+1 intervals of duration  $\frac{\Delta}{N+1}$  between the N reads. The error due to the delay after the read from the last thread's counter will be given by  $\frac{r\Delta}{N(N+1)}$ , the second-to-last thread's counter by  $\frac{2r\Delta}{N(N+1)}$ , the third-to-last by  $\frac{3r\Delta}{N(N+1)}$ , and so on. The total error is given by

the sum of the errors due to the reads from each thread's counter, which is:

$$\frac{r\Delta}{N(N+1)} \sum_{i=1}^{N} i \tag{E.1}$$

Expressing the summation in closed form yields:

$$\frac{r\Delta}{N(N+1)} \frac{N(N+1)}{2}$$
 (E.2)

Cancelling yields the intuitively expected result:

$$\frac{r\Delta}{2}$$
 (E.3)

It is important to remember that error continues accumulating as the caller executes code making use of the count returned by the read operation. For example, if the caller spends time t executing some computation based on the result of the returned count, the worst-case error will have increased to r ( $\Delta + t$ ).

The expected error will have similarly increased to:

$$r\left(\frac{\Delta}{2} + t\right) \tag{E.4}$$

Of course, it is sometimes unacceptable for the counter to continue incrementing during the read operation. Section 5.5 discusses a way to handle this situation.

Thus far, we have been considering a counter that is only increased, never decreased. If the counter value is being changed by r counts per unit time, but in either direction, we should expect the error to reduce. However, the worst case is unchanged because although the counter *could* move in either direction, the worst case is when the read operation completes immediately, but then is delayed for  $\Delta$  time units, during which time all the changes in the counter's value move it in the same direction, again giving us an absolute error of  $r\Delta$ .

There are a number of ways to compute the average error, based on a variety of assumptions about the patterns of increments and decrements. For simplicity, let's assume that the f fraction of the operations are decrements, and that the error of interest is the deviation from the counter's long-term trend line. Under this assumption, if f is less than or equal to 0.5, each decrement will be cancelled by an increment, so that 2f of the operations will cancel each other, leaving 1-2f of the operations being uncancelled increments. On the other hand, if f is greater than 0.5, 1-f of the decrements are cancelled by increments, so that the counter moves in the negative

direction by -1 + 2(1 - f), which simplifies to 1 - 2f, so that the counter moves an average of 1 - 2f per operation in either case. Therefore, that the long-term movement of the counter is given by (1 - 2f)r. Plugging this into Equation E.3 yields:

$$\frac{(1-2f)\,r\,\Delta}{2}\tag{E.5}$$

All that aside, in most uses of statistical counters, the error in the value returned by read\_count() is irrelevant. This irrelevance is due to the fact that the time required for read\_count() to execute is normally extremely small compared to the time interval between successive calls to read\_count().  $\square$ 

## Quick Quiz 5.17:

Why doesn't inc\_count() in Listing 5.4 need to use atomic instructions? After all, we now have multiple threads accessing the per-thread counters!

#### Answer:

Because one of the two threads only reads, and because the variable is aligned and machine-sized, non-atomic instructions suffice. That said, the ACCESS\_ONCE() macro is used to prevent compiler optimizations that might otherwise prevent the counter updates from becoming visible to eventual() [Cor12].

An older version of this algorithm did in fact use atomic instructions, kudos to Ersoy Bayramoglu for pointing out that they are in fact unnecessary. That said, atomic instructions would be needed in cases where the per-thread counter variables were smaller than the global global\_ count. However, note that on a 32-bit system, the perthread counter variables might need to be limited to 32 bits in order to sum them accurately, but with a 64-bit global\_count variable to avoid overflow. In this case, it is necessary to zero the per-thread counter variables periodically in order to avoid overflow. It is extremely important to note that this zeroing cannot be delayed too long or overflow of the smaller per-thread variables will result. This approach therefore imposes real-time requirements on the underlying system, and in turn must be used with extreme care.

In contrast, if all variables are the same size, overflow of any variable is harmless because the eventual sum will be modulo the word size.  $\Box$ 

## Quick Quiz 5.18:

Won't the single global thread in the function

eventual() of Listing 5.4 be just as severe a bottleneck as a global lock would be? ■

#### Answer:

In this case, no. What will happen instead is that as the number of threads increases, the estimate of the counter value returned by read\_count() will become more inaccurate.

#### Quick Quiz 5.19:

Won't the estimate returned by read\_count() in Listing 5.4 become increasingly inaccurate as the number of threads rises?

#### Answer:

Yes. If this proves problematic, one fix is to provide multiple eventual() threads, each covering its own subset of the other threads. In more extreme cases, a tree-like hierarchy of eventual() threads might be required.  $\square$ 

#### Quick Quiz 5.20:

Given that in the eventually-consistent algorithm shown in Listing 5.4 both reads and updates have extremely low overhead and are extremely scalable, why would anyone bother with the implementation described in Section 5.2.2, given its costly read-side code?

## **Answer:**

The thread executing eventual() consumes CPU time. As more of these eventually-consistent counters are added, the resulting eventual() threads will eventually consume all available CPUs. This implementation therefore suffers a different sort of scalability limitation, with the scalability limit being in terms of the number of eventually consistent counters rather than in terms of the number of threads or CPUs.

Of course, it is possible to make other tradeoffs. For example, a single thread could be created to handle all eventually-consistent counters, which would limit the overhead to a single CPU, but would result in increasing update-to-read latencies as the number of counters increased. Alternatively, that single thread could track the update rates of the counters, visiting the frequently-updated counters more frequently. In addition, the number of threads handling the counters could be set to some fraction of the total number of CPUs, and perhaps also adjusted at runtime. Finally, each counter could specify its latency, and deadline-scheduling techniques could be used to provide the required latencies to each counter.

There are no doubt many other tradeoffs that could be made.  $\square$ 

## Quick Quiz 5.21:

Why do we need an explicit array to find the other threads' counters? Why doesn't GCC provide a per\_thread() interface, similar to the Linux kernel's per\_cpu() primitive, to allow threads to more easily access each others' per-thread variables?

#### Answer:

Why indeed?

To be fair, GCC faces some challenges that the Linux kernel gets to ignore. When a user-level thread exits, its per-thread variables all disappear, which complicates the problem of per-thread-variable access, particularly before the advent of user-level RCU (see Section 9.5). In contrast, in the Linux kernel, when a CPU goes offline, that CPU's per-CPU variables remain mapped and accessible.

Similarly, when a new user-level thread is created, its per-thread variables suddenly come into existence. In contrast, in the Linux kernel, all per-CPU variables are mapped and initialized at boot time, regardless of whether the corresponding CPU exists yet, or indeed, whether the corresponding CPU will ever exist.

A key limitation that the Linux kernel imposes is a compile-time maximum bound on the number of CPUs, namely, CONFIG\_NR\_CPUS, along with a typically tighter boot-time bound of nr\_cpu\_ids. In contrast, in user space, there is no hard-coded upper limit on the number of threads.

Of course, both environments must handle dynamically loaded code (dynamic libraries in user space, kernel modules in the Linux kernel), which increases the complexity of per-thread variables.

These complications make it significantly harder for user-space environments to provide access to other threads' per-thread variables. Nevertheless, such access is highly useful, and it is hoped that it will someday appear.

## Quick Quiz 5.22:

Doesn't the check for NULL on line 19 of Listing 5.5 add extra branch mispredictions? Why not have a variable set permanently to zero, and point unused counter-pointers to that variable rather than setting them to NULL?

## Answer:

This is a reasonable strategy. Checking for the performance difference is left as an exercise for the reader. However, please keep in mind that the fastpath is not read\_count(), but rather inc\_count().  $\square$ 

## Quick Quiz 5.23:

Why on earth do we need something as heavyweight as a *lock* guarding the summation in the function read\_count() in Listing 5.5? ■

#### Answer:

Remember, when a thread exits, its per-thread variables disappear. Therefore, if we attempt to access a given thread's per-thread variables after that thread exits, we will get a segmentation fault. The lock coordinates summation and thread exit, preventing this scenario.

Of course, we could instead read-acquire a readerwriter lock, but Chapter 9 will introduce even lighterweight mechanisms for implementing the required coordination.

Another approach would be to use an array instead of a per-thread variable, which, as Alexey Roytman notes, would eliminate the tests against NULL. However, array accesses are often slower than accesses to per-thread variables, and use of an array would imply a fixed upper bound on the number of threads. Also, note that neither tests nor locks are needed on the inc\_count() fastpath.

## Quick Quiz 5.24:

Why on earth do we need to acquire the lock in count\_register\_thread() in Listing 5.5? It is a single properly aligned machine-word store to a location that no other thread is modifying, so it should be atomic anyway, right?



#### Answer:

This lock could in fact be omitted, but better safe than sorry, especially given that this function is executed only at thread startup, and is therefore not on any critical path. Now, if we were testing on machines with thousands of CPUs, we might need to omit the lock, but on machines with "only" a hundred or so CPUs, there is no need to get fancy.  $\square$ 

## Quick Quiz 5.25:

Fine, but the Linux kernel doesn't have to acquire a lock when reading out the aggregate value of per-CPU counters. So why should user-space code need to do this???

## **Answer:**

Remember, the Linux kernel's per-CPU variables are always accessible, even if the corresponding CPU is offline—even if the corresponding CPU never existed and never will exist.

E.5. COUNTING 407

**Listing E.1:** Per-Thread Statistical Counters With Lockless Summation

```
1 long __thread counter = 0;
 2 long *counterp[NR_THREADS]
                               = { NULL };
 3 int finalthreadcount = 0;
 4 DEFINE_SPINLOCK(final_mutex);
 6 void inc_count(void)
     counter++;
10
11 long read_count(void)
12 {
13
    int t;
    long sum = 0;
14
15
16
    for each thread(t)
      if (counterp[t] != NULL)
17
18
         sum += *counterp[t];
19
    return sum;
20 }
21
22 void count init(void)
23 {
24 }
25
26 void count_register_thread(void)
27 {
28
     counterp[smp_thread_id()] = &counter;
29 }
30
31 void count_unregister_thread(int nthreadsexpected)
32 {
33
     spin lock(&final mutex);
34
     finalthreadcount++;
35
     spin unlock(&final mutex);
36
     while (finalthreadcount < nthreadsexpected)
37
      poll(NULL, 0, 1);
38 }
```

One workaround is to ensure that each thread continues to exist until all threads are finished, as shown in Listing E.1 (count\_tstat.c). Analysis of this code is left as an exercise to the reader, however, please note that it does not fit well into the counttorture.h counterevaluation scheme. (Why not?) Chapter 9 will introduce synchronization mechanisms that handle this situation in a much more graceful manner.  $\square$ 

## Quick Quiz 5.26:

What fundamental difference is there between counting packets and counting the total number of bytes in the packets, given that the packets vary in size?

#### **Answer:**

When counting packets, the counter is only incremented by the value one. On the other hand, when counting bytes, the counter might be incremented by largish numbers.

Why does this matter? Because in the increment-byone case, the value returned will be exact in the sense that the counter must necessarily have taken on that value at some point in time, even if it is impossible to say precisely when that point occurred. In contrast, when counting bytes, two different threads might return values that are inconsistent with any global ordering of operations.

To see this, suppose that thread 0 adds the value three to its counter, thread 1 adds the value five to its counter, and threads 2 and 3 sum the counters. If the system is "weakly ordered" or if the compiler uses aggressive optimizations, thread 2 might find the sum to be three and thread 3 might find the sum to be five. The only possible global orders of the sequence of values of the counter are 0,3,8 and 0,5,8, and neither order is consistent with the results obtained.

If you missed this one, you are not alone. Michael Scott used this question to stump Paul E. McKenney during Paul's Ph.D. defense. □

## Quick Quiz 5.27:

Given that the reader must sum all the threads' counters, this could take a long time given large numbers of threads. Is there any way that the increment operation can remain fast and scalable while allowing readers to also enjoy reasonable performance and scalability?

#### Answer:

One approach would be to maintain a global approximation to the value. Updaters would increment their per-thread variable, but when it reached some predefined limit, atomically add it to a global variable, then zero their per-thread variable. This would permit a tradeoff between average increment overhead and accuracy of the value read out.

The reader is encouraged to think up and try out other approaches, for example, using a combining tree.  $\Box$ 

## Quick Quiz 5.28:

Why does Listing 5.7 provide add\_count() and sub\_count() instead of the inc\_count() and dec\_count() interfaces show in Section 5.2? ■

#### **Answer:**

Because structures come in different sizes. Of course, a limit counter corresponding to a specific size of structure might still be able to use  $inc\_count()$  and  $dec\_count()$ .  $\square$ 

## Quick Quiz 5.29:

What is with the strange form of the condition on line 3 of Listing 5.7? Why not the following more intuitive form of the fastpath?

```
3 if (counter + delta <= countermax){
4   counter += delta;
5   return 1;
6 }</pre>
```

#### **Answer:**

Two words. "Integer overflow."

Try the above formulation with counter equal to 10 and delta equal to ULONG\_MAX. Then try it again with the code shown in Listing 5.7.

A good understanding of integer overflow will be required for the rest of this example, so if you have never dealt with integer overflow before, please try several examples to get the hang of it. Integer overflow can sometimes be more difficult to get right than parallel algorithms!

## Quick Quiz 5.30:

Why does globalize\_count() zero the per-thread variables, only to later call balance\_count() to refill them in Listing 5.7? Why not just leave the per-thread variables non-zero? ■

## Answer:

That is in fact what an earlier version of this code did. But addition and subtraction are extremely cheap, and handling all of the special cases that arise is quite complex. Again, feel free to try it yourself, but beware of integer overflow!

#### Quick Quiz 5.31:

Given that globalreserve counted against us in add\_count(), why doesn't it count for us in sub\_count() in Listing 5.7? ■

#### **Answer:**

The globalreserve variable tracks the sum of all threads' countermax variables. The sum of these threads' counter variables might be anywhere from zero to globalreserve. We must therefore take a conservative approach, assuming that all threads' counter variables are full in add\_count() and that they are all empty in sub\_count().

But remember this question, as we will come back to it later.  $\Box$ 

#### Quick Quiz 5.32:

Suppose that one thread invokes add\_count() shown

in Listing 5.7, and then another thread invokes sub\_count(). Won't sub\_count() return failure even though the value of the counter is non-zero? ■

#### Answer:

Indeed it will! In many cases, this will be a problem, as discussed in Section 5.3.3, and in those cases the algorithms from Section 5.4 will likely be preferable. □

## Quick Quiz 5.33:

Why have both add\_count() and sub\_count() in Listing 5.7? Why not simply pass a negative number to add\_count()? ■

#### **Answer:**

Given that add\_count() takes an unsigned long as its argument, it is going to be a bit tough to pass it a negative number. And unless you have some anti-matter memory, there is little point in allowing negative numbers when counting the number of structures in use!

#### Quick Quiz 5.34:

Why set counter to countermax / 2 in line 15 of Listing 5.8? Wouldn't it be simpler to just take countermax counts? ■

#### **Answer:**

First, it really is reserving countermax counts (see line 14), however, it adjusts so that only half of these are actually in use by the thread at the moment. This allows the thread to carry out at least countermax / 2 increments or decrements before having to refer back to globalcount again.

Note that the accounting in globalcount remains accurate, thanks to the adjustment in line 18.  $\square$ 

## Quick Quiz 5.35:

In Figure 5.6, even though a quarter of the remaining count up to the limit is assigned to thread 0, only an eighth of the remaining count is consumed, as indicated by the uppermost dotted line connecting the center and the rightmost configurations. Why is that? ■

#### Answer

The reason this happened is that thread 0's counter was set to half of its countermax. Thus, of the quarter assigned to thread 0, half of that quarter (one eighth) came from globalcount, leaving the other half (again, one eighth) to come from the remaining count.

There are two purposes for taking this approach: (1) To allow thread 0 to use the fastpath for decrements as well

E.5. COUNTING 409

as increments, and (2) To reduce the inaccuracies if all threads are monotonically incrementing up towards the limit. To see this last point, step through the algorithm and watch what it does.  $\Box$ 

## Quick Quiz 5.36:

Why is it necessary to atomically manipulate the thread's counter and countermax variables as a unit? Wouldn't it be good enough to atomically manipulate them individually?

#### **Answer:**

This might well be possible, but great care is required. Note that removing counter without first zeroing countermax could result in the corresponding thread increasing counter immediately after it was zeroed, completely negating the effect of zeroing the counter.

The opposite ordering, namely zeroing countermax and then removing counter, can also result in a non-zero counter. To see this, consider the following sequence of events:

- Thread A fetches its countermax, and finds that it is non-zero.
- 2. Thread B zeroes Thread A's countermax.
- 3. Thread B removes Thread A's counter.
- 4. Thread A, having found that its countermax is non-zero, proceeds to add to its counter, resulting in a non-zero value for counter.

Again, it might well be possible to atomically manipulate countermax and counter as separate variables, but it is clear that great care is required. It is also quite likely that doing so will slow down the fastpath.

Exploring these possibilities are left as exercises for the reader.  $\Box$ 

## Quick Quiz 5.37:

In what way does line 7 of Listing 5.11 violate the C standard? ■

#### Answer-

It assumes eight bits per byte. This assumption does hold for all current commodity microprocessors that can be easily assembled into shared-memory multiprocessors, but certainly does not hold for all computer systems that have ever run C code. (What could you do instead in order to comply with the C standard? What drawbacks would it have?)  $\square$ 

## Quick Quiz 5.38:

Given that there is only one ctrandmax variable, why bother passing in a pointer to it on line 18 of Listing 5.11?

## \_

**Answer:** 

There is only one ctrandmax variable *per thread*. Later, we will see code that needs to pass other threads' ctrandmax variables to split\_ctrandmax().  $\square$ 

## Quick Quiz 5.39:

Why does merge\_ctrandmax() in Listing 5.11 return an int rather than storing directly into an atomic\_t? ■

#### Answer

Later, we will see that we need the int return to pass to the  $atomic_mpxchg()$  primitive.  $\Box$ 

## Quick Quiz 5.40:

Yecch! Why the ugly goto on line 11 of Listing 5.12? Haven't you heard of the break statement??? ■

#### **Answer:**

Replacing the goto with a break would require keeping a flag to determine whether or not line 15 should return, which is not the sort of thing you want on a fastpath. If you really hate the goto that much, your best bet would be to pull the fastpath into a separate function that returned success or failure, with "failure" indicating a need for the slowpath. This is left as an exercise for goto-hating readers.  $\square$ 

#### Ouick Ouiz 5.41:

Why would the atomic\_cmpxchg() primitive at lines 13-14 of Listing 5.12 ever fail? After all, we picked up its old value on line 9 and have not changed it! ■

#### Answer:

Later, we will see how the flush\_local\_count() function in Listing 5.14 might update this thread's ctrandmax variable concurrently with the execution of the fastpath on lines 8-14 of Listing 5.12. □

## Quick Quiz 5.42:

What stops a thread from simply refilling its ctrandmax variable immediately after flush\_local\_count() on line 14 of Listing 5.14 empties it? ■

#### **Answer:**

This other thread cannot refill its ctrandmax until the

caller of flush\_local\_count() releases the gblcnt\_mutex. By that time, the caller of flush\_local\_count() will have finished making use of the counts, so there will be no problem with this other thread refilling—assuming that the value of globalcount is large enough to permit a refill.

## Quick Quiz 5.43:

What prevents concurrent execution of the fastpath of either add\_count() or sub\_count() from interfering with the ctrandmax variable while flush\_local\_count() is accessing it on line 27 of Listing 5.14 empties it?

#### **Answer:**

Nothing. Consider the following three cases:

- If flush\_local\_count()'s atomic\_xchg() executes before the split\_ctrandmax() of either fastpath, then the fastpath will see a zero counter and countermax, and will thus transfer to the slowpath (unless of course delta is zero).
- If flush\_local\_count()'s atomic\_xchg() executes after the split\_ctrandmax() of either fast-path, but before that fastpath's atomic\_cmpxchg(), then the atomic\_cmpxchg() will fail, causing the fastpath to restart, which reduces to case 1 above.
- If flush\_local\_count()'s atomic\_xchg() executes after the atomic\_cmpxchg() of either fast-path, then the fastpath will (most likely) complete successfully before flush\_local\_count() zeroes the thread's ctrandmax variable.

Either way, the race is resolved correctly.  $\Box$ 

## Quick Quiz 5.44:

Given that the atomic\_set() primitive does a simple store to the specified atomic\_t, how can line 21 of balance\_count() in Listing 5.15 work correctly in face of concurrent flush\_local\_count() updates to this variable?

## Answer:

The caller of both balance\_count() and flush\_local\_count() hold gblcnt\_mutex, so only one may be executing at a given time.  $\square$ 

## Quick Quiz 5.45:

But signal handlers can be migrated to some other CPU while running. Doesn't this possibility require that atomic

instructions and memory barriers are required to reliably communicate between a thread and a signal handler that interrupts that thread? ■

#### Answer:

No. If the signal handler is migrated to another CPU, then the interrupted thread is also migrated along with it.  $\Box$ 

## Quick Quiz 5.46:

In Figure 5.7, why is the REQ theft state colored red?

#### Answer:

To indicate that only the fastpath is permitted to change the theft state, and that if the thread remains in this state for too long, the thread running the slowpath will resend the POSIX signal.

## Quick Quiz 5.47:

In Figure 5.7, what is the point of having separate REQ and ACK theft states? Why not simplify the state machine by collapsing them into a single REQACK state? Then whichever of the signal handler or the fastpath gets there first could set the state to READY. ■

#### Answer:

Reasons why collapsing the REQ and ACK states would be a very bad idea include:

- The slowpath uses the REQ and ACK states to determine whether the signal should be retransmitted. If
  the states were collapsed, the slowpath would have
  no choice but to send redundant signals, which would
  have the unhelpful effect of needlessly slowing down
  the fastpath.
- 2. The following race would result:
  - (a) The slowpath sets a given thread's state to REQACK.
  - (b) That thread has just finished its fastpath, and notes the REQACK state.
  - (c) The thread receives the signal, which also notes the REQACK state, and, because there is no fastpath in effect, sets the state to READY.
  - (d) The slowpath notes the READY state, steals the count, and sets the state to IDLE, and completes.
  - (e) The fastpath sets the state to READY, disabling further fastpath execution for this thread.

E.5. COUNTING 411

The basic problem here is that the combined REQACK state can be referenced by both the signal handler and the fastpath. The clear separation maintained by the four-state setup ensures orderly state transitions.

That said, you might well be able to make a three-state setup work correctly. If you do succeed, compare carefully to the four-state setup. Is the three-state solution really preferable, and why or why not?

## Quick Quiz 5.48:

In Listing 5.17 function flush\_local\_count\_sig(), why are there ACCESS\_ONCE() wrappers around the uses of the theft per-thread variable? ■

#### **Answer:**

The first one (on line 11) can be argued to be unnecessary. The last two (lines 14 and 16) are important. If these are removed, the compiler would be within its rights to rewrite lines 14-17 as follows:

```
14 theft = THEFT_READY;
15 if (counting) {
16 theft = THEFT_ACK;
17 }
```

This would be fatal, as the slowpath might see the transient value of THEFT\_READY, and start stealing before the corresponding thread was ready.

## Quick Quiz 5.49:

In Listing 5.17, why is it safe for line 28 to directly access the other thread's countermax variable? ■

#### **Answer:**

Because the other thread is not permitted to change the value of its countermax variable unless it holds the gblcnt\_mutex lock. But the caller has acquired this lock, so it is not possible for the other thread to hold it, and therefore the other thread is not permitted to change its countermax variable. We can therefore safely access it—but not change it.  $\square$ 

#### Quick Quiz 5.50:

In Listing 5.17, why doesn't line 33 check for the current thread sending itself a signal? ■

## **Answer:**

There is no need for an additional check. The caller of flush\_local\_count() has already invoked globalize\_count(), so the check on line 28 will have succeeded, skipping the later pthread\_kill().

## Quick Quiz 5.51:

The code in Listing 5.17, works with GCC and POSIX. What would be required to make it also conform to the ISO C standard? ■

#### **Answer:**

The theft variable must be of type sig\_atomic\_t to guarantee that it can be safely shared between the signal handler and the code interrupted by the signal.  $\square$ 

## Quick Quiz 5.52:

In Listing 5.17, why does line 41 resend the signal? ■

#### **Answer:**

Because many operating systems over several decades have had the property of losing the occasional signal. Whether this is a feature or a bug is debatable, but irrelevant. The obvious symptom from the user's viewpoint will not be a kernel bug, but rather a user application hanging.

*Your* user application hanging!  $\Box$ 

#### Ouick Ouiz 5.53:

Not only are POSIX signals slow, sending one to each thread simply does not scale. What would you do if you had (say) 10,000 threads and needed the read side to be fast?

#### **Answer:**

One approach is to use the techniques shown in Section 5.2.3, summarizing an approximation to the overall counter value in a single variable. Another approach would be to use multiple threads to carry out the reads, with each such thread interacting with a specific subset of the updating threads.  $\Box$ 

## Quick Quiz 5.54:

What if you want an exact limit counter to be exact only for its lower limit, but to allow the upper limit to be inexact?

## **Answer:**

One simple solution is to overstate the upper limit by the desired amount. The limiting case of such overstatement results in the upper limit being set to the largest value that the counter is capable of representing.  $\Box$ 

#### Ouick Ouiz 5.55:

What else had you better have done when using a biased counter? ■

#### Answer:

You had better have set the upper limit to be large enough accommodate the bias, the expected maximum number of accesses, and enough "slop" to allow the counter to work efficiently even when the number of accesses is at its maximum.

#### Quick Quiz 5.56:

This is ridiculous! We are *read*-acquiring a reader-writer lock to *update* the counter? What are you playing at???

#### **Answer:**

Strange, perhaps, but true! Almost enough to make you think that the name "reader-writer lock" was poorly chosen, isn't it?  $\square$ 

#### Quick Quiz 5.57:

What other issues would need to be accounted for in a real system? ■

## **Answer:**

A huge number!

Here are a few to start with:

- There could be any number of devices, so that the global variables are inappropriate, as are the lack of arguments to functions like do\_io().
- 2. Polling loops can be problematic in real systems. In many cases, it is far better to have the last completing I/O wake up the device-removal thread.
- 3. The I/O might fail, and so do\_io() will likely need a return value.
- 4. If the device fails, the last I/O might never complete. In such cases, there might need to be some sort of timeout to allow error recovery.
- 5. Both add\_count() and sub\_count() can fail, but their return values are not checked.
- 6. Reader-writer locks do not scale well. One way of avoiding the high read-acquisition costs of reader-writer locks is presented in Chapters 7 and 9.
- 7. The polling loops result in poor energy efficiency. An event-driven design is preferable. □

## Quick Quiz 5.58:

On the count\_stat.c row of Table 5.1, we see that the read-side scales linearly with the number of threads. How is that possible given that the more threads there are, the more per-thread counters must be summed up?

#### **Answer:**

The read-side code must scan the entire fixed-size array, regardless of the number of threads, so there is no difference in performance. In contrast, in the last two algorithms, readers must do more work when there are more threads. In addition, the last two algorithms interpose an additional level of indirection because they map from integer thread ID to the corresponding \_\_thread variable.  $\square$ 

## Quick Quiz 5.59:

Even on the last row of Table 5.1, the read-side performance of these statistical counter implementations is pretty horrible. So why bother with them?

#### Answer:

"Use the right tool for the job."

As can be seen from Figure 5.1, single-variable atomic increment need not apply for any job involving heavy use of parallel updates. In contrast, the algorithms shown in Table 5.1 do an excellent job of handling update-heavy situations. Of course, if you have a read-mostly situation, you should use something else, for example, an eventually consistent design featuring a single atomically incremented variable that can be read out using a single load, similar to the approach used in Section 5.2.3.  $\square$ 

## Quick Quiz 5.60:

Given the performance data shown in Table 5.2, we should always prefer signals over atomic operations, right? ■

#### **Answer:**

That depends on the workload. Note that on a 64-core system, you need more than one hundred non-atomic operations (with roughly a 40-nanosecond performance gain) to make up for even one signal (with almost a 5-microsecond performance loss). Although there are no shortage of workloads with far greater read intensity, you will need to consider your particular workload.

In addition, although memory barriers have historically been expensive compared to ordinary instructions, you should check this on the specific hardware you will be running. The properties of computer hardware do change over time, and algorithms must change accordingly.

## Quick Quiz 5.61:

Can advanced techniques be applied to address the lock contention for readers seen in Table 5.2? ■

#### **Answer:**

One approach is to give up some update-side performance, as is done with scalable non-zero indicators (SNZI) [ELLM07]. There are a number of other ways one might go about this, and these are left as exercises for the reader. Any number of approaches that apply hierarchy, which replace frequent global-lock acquisitions with local lock acquisitions corresponding to lower levels of the hierarchy, should work quite well.  $\square$ 

## Quick Quiz 5.62:

The ++ operator works just fine for 1,000-digit numbers! Haven't you heard of operator overloading??? ■

#### Answer:

In the C++ language, you might well be able to use ++ on a 1,000-digit number, assuming that you had access to a class implementing such numbers. But as of 2010, the C language does not permit operator overloading. □

## Quick Quiz 5.63:

But if we are going to have to partition everything, why bother with shared-memory multithreading? Why not just partition the problem completely and run as multiple processes, each in its own address space?

#### **Answer:**

Indeed, multiple processes with separate address spaces can be an excellent way to exploit parallelism, as the proponents of the fork-join methodology and the Erlang language would be very quick to tell you. However, there are also some advantages to shared-memory parallelism:

- 1. Only the most performance-critical portions of the application must be partitioned, and such portions are usually a small fraction of the application.
- 2. Although cache misses are quite slow compared to individual register-to-register instructions, they are typically considerably faster than inter-process-communication primitives, which in turn are considerably faster than things like TCP/IP networking.
- Shared-memory multiprocessors are readily available and quite inexpensive, so, in stark contrast to the 1990s, there is little cost penalty for use of shared-memory parallelism.

As always, use the right tool for the job!  $\Box$ 




Figure E.2: Dining Philosophers Problem, Fully Partitioned

# E.6 Partitioning and Synchronization Design

## Quick Quiz 6.1:

Is there a better solution to the Dining Philosophers Problem? ■

## **Answer:**

One such improved solution is shown in Figure E.2, where the philosophers are simply provided with an additional five forks. All five philosophers may now eat simultaneously, and there is never any need for philosophers to wait on one another. In addition, this approach offers greatly improved disease control.

This solution might seem like cheating to some, but such "cheating" is key to finding good solutions to many concurrency problems.  $\Box$ 

## Quick Quiz 6.2:

And in just what sense can this "horizontal parallelism" be said to be "horizontal"? ■

## Answer:

Inman was working with protocol stacks, which are normally depicted vertically, with the application on top and the hardware interconnect on the bottom. Data flows up and down this stack. "Horizontal parallelism" processes packets from different network connections in parallel, while "vertical parallelism" handles different protocol-processing steps for a given packet in parallel.

"Vertical parallelism" is also called "pipelining".

## Quick Quiz 6.3:

In this compound double-ended queue implementation, what should be done if the queue has become non-empty while releasing and reacquiring the lock?

#### Answer:

In this case, simply dequeue an item from the non-empty queue, release both locks, and return.  $\Box$ 

#### Quick Quiz 6.4:

Is the hashed double-ended queue a good solution? Why or why not? ■

#### Answer:

The best way to answer this is to run lockhdeq.c on a number of different multiprocessor systems, and you are encouraged to do so in the strongest possible terms. One reason for concern is that each operation on this implementation must acquire not one but two locks.

The first well-designed performance study will be cited.<sup>4</sup> Do not forget to compare to a sequential implementation!  $\Box$ 

#### **Ouick Ouiz 6.5:**

Move *all* the elements to the queue that became empty? In what possible universe is this brain-dead solution in any way optimal???

## Answer:

It is optimal in the case where data flow switches direction only rarely. It would of course be an extremely poor choice if the double-ended queue was being emptied from both ends concurrently. This of course raises another question, namely, in what possible universe emptying from both ends concurrently would be a reasonable thing to do. Work-stealing queues are one possible answer to this question.  $\square$ 

## Quick Quiz 6.6:

Why can't the compound parallel double-ended queue implementation be symmetric? ■

## Answer:

The need to avoid deadlock by imposing a lock hierarchy forces the asymmetry, just as it does in the fork-numbering solution to the Dining Philosophers Problem (see Section 6.1.1). □

## Quick Quiz 6.7:

Why is it necessary to retry the right-dequeue operation on line 28 of Listing 6.3? ■

#### Answer:

This retry is necessary because some other thread might have enqueued an element between the time that this thread dropped d->rlock on line 25 and the time that it reacquired this same lock on line 27.

## Quick Quiz 6.8:

Surely the left-hand lock must *sometimes* be available!!! So why is it necessary that line 25 of Listing 6.3 unconditionally release the right-hand lock? ■

#### Answer:

It would be possible to use spin\_trylock() to attempt to acquire the left-hand lock when it was available. However, the failure case would still need to drop the right-hand lock and then re-acquire the two locks in order. Making this transformation (and determining whether or not it is worthwhile) is left as an exercise for the reader.

## Quick Quiz 6.9:

But in the case where data is flowing in only one direction, the algorithm shown in Listing 6.3 will have both ends attempting to acquire the same lock whenever the consuming end empties its underlying double-ended queue. Doesn't that mean that sometimes this algorithm fails to provide concurrent access to both ends of the queue even when the queue contains an arbitrarily large number of elements?

#### **Answer:**

Indeed it does!

But the same is true of other algorithms claiming this property. For example, in solutions using software transactional memory mechanisms based on hashed arrays of locks, the leftmost and rightmost elements' addresses will sometimes happen to hash to the same lock. These hash collisions will also prevent concurrent access. For another example, solutions using hardware transactional memory mechanisms with software fallbacks [YHLR13, Mer11, JSG12] often use locking within those software fallbacks, and thus suffer (albeit hopefully rarely) from whatever concurrency limitations that these locking solutions suffer from.

Therefore, as of last 2017, all practical solutions to the concurrent double-ended queue problem fail to provide

<sup>&</sup>lt;sup>4</sup> The studies by Dalessandro et al. [DCW<sup>+</sup>11] and Dice et al. [DLM<sup>+</sup>10] are good starting points.

full concurrency in at least some circumstances, including the compound double-ended queue.  $\Box$ 

## Quick Quiz 6.10:

Why are there not one but two solutions to the double-ended queue problem? ■

#### **Answer:**

There are actually at least three. The third, by Dominik Dingel, makes interesting use of reader-writer locking, and may be found in lockrwdeq.c.

## Quick Quiz 6.11:

The tandem double-ended queue runs about twice as fast as the hashed double-ended queue, even when I increase the size of the hash table to an insanely large number. Why is that?

#### Answer:

The hashed double-ended queue's locking design only permits one thread at a time at each end, and further requires two lock acquisitions for each operation. The tandem double-ended queue also permits one thread at a time at each end, and in the common case requires only one lock acquisition per operation. Therefore, the tandem double-ended queue should be expected to outperform the hashed double-ended queue.

Can you created a double-ended queue that allows multiple concurrent operations at each end? If so, how? If not, why not?  $\Box$ 

## Quick Quiz 6.12:

Is there a significantly better way of handling concurrency for double-ended queues? ■

## Answer:

One approach is to transform the problem to be solved so that multiple double-ended queues can be used in parallel, allowing the simpler single-lock double-ended queue to be used, and perhaps also replace each double-ended queue with a pair of conventional single-ended queues. Without such "horizontal scaling", the speedup is limited to 2.0. In contrast, horizontal-scaling designs can achieve very large speedups, and are especially attractive if there are multiple threads working either end of the queue, because in this multiple-thread case the dequeue simply cannot provide strong ordering guarantees. After all, the fact that a given thread removed an item first in no way implies that it will process that item first [HKLP12]. And if there are no guarantees, we may as well obtain the

performance benefits that come with refusing to provide these guarantees.

Regardless of whether or not the problem can be transformed to use multiple queues, it is worth asking whether work can be batched so that each enqueue and dequeue operation corresponds to larger units of work. This batching approach decreases contention on the queue data structures, which increases both performance and scalability, as will be seen in Section 6.3. After all, if you must incur high synchronization overheads, be sure you are getting your money's worth.

Other researchers are working on other ways to take advantage of limited ordering guarantees in queues [KLP12].

## Quick Quiz 6.13:

Don't all these problems with critical sections mean that we should just always use non-blocking synchronization [Her90], which don't have critical sections?

#### Answer:

Although non-blocking synchronization can be very useful in some situations, it is no panacea. Also, non-blocking synchronization really does have critical sections, as noted by Josh Triplett. For example, in a non-blocking algorithm based on compare-and-swap operations, the code starting at the initial load and continuing to the compare-and-swap is in many ways analogous to a lock-based critical section.  $\square$ 

#### **Ouick Ouiz 6.14:**

What are some ways of preventing a structure from being freed while its lock is being acquired? ■

## **Answer:**

Here are a few possible solutions to this *existence guar-antee* problem:

- Provide a statically allocated lock that is held while
  the per-structure lock is being acquired, which is an
  example of hierarchical locking (see Section 6.4.2).
  Of course, using a single global lock for this purpose can result in unacceptably high levels of lock
  contention, dramatically reducing performance and
  scalability.
- 2. Provide an array of statically allocated locks, hashing the structure's address to select the lock to be acquired, as described in Chapter 7. Given a hash function of sufficiently high quality, this avoids the scalability limitations of the single global lock, but in

read-mostly situations, the lock-acquisition overhead can result in unacceptably degraded performance.

- 3. Use a garbage collector, in software environments providing them, so that a structure cannot be deallocated while being referenced. This works very well, removing the existence-guarantee burden (and much else besides) from the developer's shoulders, but imposes the overhead of garbage collection on the program. Although garbage-collection technology has advanced considerably in the past few decades, its overhead may be unacceptably high for some applications. In addition, some applications require that the developer exercise more control over the layout and placement of data structures than is permitted by most garbage collected environments.
- 4. As a special case of a garbage collector, use a global reference counter, or a global array of reference counters.
- 5. Use hazard pointers [Mic04], which can be thought of as an inside-out reference count. Hazard-pointerbased algorithms maintain a per-thread list of pointers, so that the appearance of a given pointer on any of these lists acts as a reference to the corresponding structure. Hazard pointers are an interesting research direction, but have not yet seen much use in production (written in 2008).
- 6. Use transactional memory (TM) [HM93, Lom77, ST95], so that each reference and modification to the data structure in question is performed atomically. Although TM has engendered much excitement in recent years, and seems likely to be of some use in production software, developers should exercise some caution [BLM05, BLM06, MMW07], particularly in performance-critical code. In particular, existence guarantees require that the transaction cover the full path from a global reference to the data elements being updated.
- 7. Use RCU, which can be thought of as an extremely lightweight approximation to a garbage collector. Updaters are not permitted to free RCU-protected data structures that RCU readers might still be referencing. RCU is most heavily used for read-mostly data structures, and is discussed at length in Chapter 9.

For more on providing existence guarantees, see Chapters 7 and 9.  $\square$ 

## Quick Quiz 6.15:

How can a single-threaded 64-by-64 matrix multiple possibly have an efficiency of less than 1.0? Shouldn't all of the traces in Figure 6.17 have efficiency of exactly 1.0 when running on only one thread? ■

#### **Answer:**

The matmul.c program creates the specified number of worker threads, so even the single-worker-thread case incurs thread-creation overhead. Making the changes required to optimize away thread-creation overhead in the single-worker-thread case is left as an exercise to the reader.  $\square$ 

## Quick Quiz 6.16:

How are data-parallel techniques going to help with matrix multiply? It is *already* data parallel!!! ■

#### Answer:

I am glad that you are paying attention! This example serves to show that although data parallelism can be a very good thing, it is not some magic wand that automatically wards off any and all sources of inefficiency. Linear scaling at full performance, even to "only" 64 threads, requires care at all phases of design and implementation.

In particular, you need to pay careful attention to the size of the partitions. For example, if you split a 64-by-64 matrix multiply across 64 threads, each thread gets only 64 floating-point multiplies. The cost of a floating-point multiply is minuscule compared to the overhead of thread creation.

Moral: If you have a parallel program with variable input, always include a check for the input size being too small to be worth parallelizing. And when it is not helpful to parallelize, it is not helpful to incur the overhead required to spawn a thread, now is it? □

#### Quick Quiz 6.17:

In what situation would hierarchical locking work well?

## Answer:

If the comparison on line 31 of Listing 6.8 were replaced by a much heavier-weight operation, then releasing bp->bucket\_lock *might* reduce lock contention enough to outweigh the overhead of the extra acquisition and release of cur->node\_lock.  $\square$ 

#### Quick Quiz 6.18:

In Figure 6.21, there is a pattern of performance rising

E.7. LOCKING 417

with increasing run length in groups of three samples, for example, for run lengths 10, 11, and 12. Why? ■

#### **Answer:**

This is due to the per-CPU target value being three. A run length of 12 must acquire the global-pool lock twice, while a run length of 13 must acquire the global-pool lock three times. □

## Quick Quiz 6.19:

Allocation failures were observed in the two-thread tests at run lengths of 19 and greater. Given the global-pool size of 40 and the per-thread target pool size s of three, number of threads n equal to two, and assuming that the per-thread pools are initially empty with none of the memory in use, what is the smallest allocation run length m at which failures can occur? (Recall that each thread repeatedly allocates m block of memory, and then frees the m blocks of memory.) Alternatively, given n threads each with pool size s, and where each thread repeatedly first allocates m blocks of memory and then frees those m blocks, how large must the global pool size be? *Note:* Obtaining the correct answer will require you to examine the smpalloc.c source code, and very likely single-step it as well. You have been warned!

#### **Answer:**

This solution is adapted from one put forward by Alexey Roytman. It is based on the following definitions:

- g Number of blocks globally available.
- *i* Number of blocks left in the initializing thread's perthread pool. (This is one reason you needed to look at the code!)
- m Allocation/free run length.
- n Number of threads, excluding the initialization thread.
- p Per-thread maximum block consumption, including both the blocks actually allocated and the blocks remaining in the per-thread pool.

The values g, m, and n are given. The value for p is m rounded up to the next multiple of s, as follows:

$$p = s \left| \frac{m+s-1}{s} \right| \tag{E.6}$$

The value for i is as follows:

$$i = \begin{cases} g \pmod{2s} = 0 : 2s \\ g \pmod{2s} \neq 0 : g \pmod{2s} \end{cases}$$
 (E.7)




Figure E.3: Allocator Cache Run-Length Analysis

The relationships between these quantities is shown in Figure E.3. The global pool is shown on the top of this figure, and the "extra" initializer thread's per-thread pool and per-thread allocations are the left-most pair of boxes. The initializer thread has no blocks allocated, but has *i* blocks stranded in its per-thread pool. The rightmost two pairs of boxes are the per-thread pools and per-thread allocations of threads holding the maximum possible number of blocks, while the second-from-left pair of boxes represents the thread currently trying to allocate.

The total number of blocks is g, and adding up the per-thread allocations and per-thread pools, we see that the global pool contains g - i - p(n - 1) blocks. If the allocating thread is to be successful, it needs at least m blocks in the global pool, in other words:

$$g - i - p(n - 1) \ge m \tag{E.8}$$

The question has g = 40, s = 3, and n = 2. Equation E.7 gives i = 4, and Equation E.6 gives p = 18 for m = 18 and p = 21 for m = 19. Plugging these into Equation E.8 shows that m = 18 will not overflow, but that m = 19 might well do so.

The presence of i could be considered to be a bug. After all, why allocate memory only to have it stranded in the initialization thread's cache? One way of fixing this would be to provide a memblock\_flush() function that flushed the current thread's pool into the global pool. The initialization thread could then invoke this function after freeing all of the blocks.  $\square$ 

## E.7 Locking

#### Ouick Ouiz 7.1:

Just how can serving as a whipping boy be considered to be in any way honorable??? ■

#### Answer:

The reason locking serves as a research-paper whipping boy is because it is heavily used in practice. In contrast, if no one used or cared about locking, most research papers would not bother even mentioning it. □

## Quick Quiz 7.2:

But the definition of deadlock only said that each thread was holding at least one lock and waiting on another lock that was held by some thread. How do you know that there is a cycle?

#### Answer:

Suppose that there is no cycle in the graph. We would then have a directed acyclic graph (DAG), which would have at least one leaf node.

If this leaf node was a lock, then we would have a thread that was waiting on a lock that wasn't held by any thread, which violates the definition. (And in this case the thread would immediately acquire the lock.)

On the other hand, if this leaf node was a thread, then we would have a thread that was not waiting on any lock, again violating the definition. (And in this case, the thread would either be running or be blocked on something that is not a lock.)

Therefore, given this definition of deadlock, there must be a cycle in the corresponding graph.  $\Box$ 

## Quick Quiz 7.3:

Are there any exceptions to this rule, so that there really could be a deadlock cycle containing locks from both the library and the caller, even given that the library code never invokes any of the caller's functions?

#### Answer:

Indeed there are! Here are a few of them:

- If one of the library function's arguments is a pointer to a lock that this library function acquires, and if the library function holds one of its locks while acquiring the caller's lock, then we could have a deadlock cycle involving both caller and library locks.
- If one of the library functions returns a pointer to a lock that is acquired by the caller, and if the caller acquires one of its locks while holding the library's lock, we could again have a deadlock cycle involving both caller and library locks.

- If one of the library functions acquires a lock and then returns while still holding it, and if the caller acquires one of its locks, we have yet another way to create a deadlock cycle involving both caller and library locks.
- 4. If the caller has a signal handler that acquires locks, then the deadlock cycle can involve both caller and library locks. In this case, however, the library's locks are innocent bystanders in the deadlock cycle. That said, please note that acquiring a lock from within a signal handler is a no-no in most environments—it is not just a bad idea, it is unsupported. □

## Quick Quiz 7.4:

But if qsort() releases all its locks before invoking the comparison function, how can it protect against races with other qsort() threads?

#### Answer:

By privatizing the data elements being compared (as discussed in Chapter 8) or through use of deferral mechanisms such as reference counting (as discussed in Chapter 9).  $\square$ 

#### Quick Quiz 7.5:

Name one common exception where it is perfectly reasonable to pass a pointer to a lock into a function. ■

## Answer:

Locking primitives, of course! □

## Quick Quiz 7.6:

Doesn't the fact that pthread\_cond\_wait() first releases the mutex and then re-acquires it eliminate the possibility of deadlock?

## Answer:

Absolutely not!

Consider a program that acquires mutex\_a, and then mutex\_b, in that order, and then passes mutex\_a to pthread\_cond\_wait. Now, pthread\_cond\_wait will release mutex\_a, but will re-acquire it before returning. If some other thread acquires mutex\_a in the meantime and then blocks on mutex\_b, the program will deadlock.

#### Ouick Ouiz 7.7:

Can the transformation from Listing 7.3 to Listing 7.4 be applied universally? ■

E.7. LOCKING 419

#### Answer:

Absolutely not!

This transformation assumes that the layer\_2\_processing() function is idempotent, given that it might be executed multiple times on the same packet when the layer\_1() routing decision changes. Therefore, in real life, this transformation can become arbitrarily complex.  $\square$ 

## Quick Quiz 7.8:

But the complexity in Listing 7.4 is well worthwhile given that it avoids deadlock, right? ■

#### **Answer:**

Maybe.

If the routing decision in layer\_1() changes often enough, the code will always retry, never making forward progress. This is termed "livelock" if no thread makes any forward progress or "starvation" if some threads make forward progress but others do not (see Section 7.1.2).  $\square$ 

## Quick Quiz 7.9:

When using the "acquire needed locks first" approach described in Section 7.1.1.6, how can livelock be avoided?



#### **Answer:**

Provide an additional global lock. If a given thread has repeatedly tried and failed to acquire the needed locks, then have that thread unconditionally acquire the new global lock, and then unconditionally acquire any needed locks. (Suggested by Doug Lea.)  $\Box$ 

## Quick Quiz 7.10:

Why is it illegal to acquire a Lock A that is acquired outside of a signal handler without blocking signals while holding a Lock B that is acquired within a signal handler?



#### Answer:

Because this would lead to deadlock. Given that Lock A is held outside of a signal handler without blocking signals, a signal might be handled while holding this lock. The corresponding signal handler might then acquire Lock B, so that Lock B is acquired while holding Lock A. Therefore, if we also acquire Lock A while holding Lock B as called out in the question, we will have a deadlock cycle.

Therefore, it is illegal to acquire a lock that is acquired outside of a signal handler without blocking signals while holding a another lock that is acquired within a signal handler.  $\Box$ 

## **Ouick Ouiz 7.11:**

How can you legally block signals within a signal handler?



#### **Answer:**

One of the simplest and fastest ways to do so is to use the sa\_mask field of the struct sigaction that you pass to sigaction() when setting up the signal.  $\square$ 

#### Quick Quiz 7.12:

If acquiring locks in signal handlers is such a bad idea, why even discuss ways of making it safe? ■

#### Answer

Because these same rules apply to the interrupt handlers used in operating-system kernels and in some embedded applications.

In many application environments, acquiring locks in signal handlers is frowned upon [Ope97]. However, that does not stop clever developers from (usually unwisely) fashioning home-brew locks out of atomic operations. And atomic operations are in many cases perfectly legal in signal handlers.  $\square$ 

## Quick Quiz 7.13:

Given an object-oriented application that passes control freely among a group of objects such that there is no straightforward locking hierarchy,<sup>5</sup> layered or otherwise, how can this application be parallelized?

## **Answer:**

There are a number of approaches:

- In the case of parametric search via simulation, where a large number of simulations will be run in order to converge on (for example) a good design for a mechanical or electrical device, leave the simulation single-threaded, but run many instances of the simulation in parallel. This retains the object-oriented design, and gains parallelism at a higher level, and likely also avoids synchronization overhead.
- 2. Partition the objects into groups such that there is no need to operate on objects in more than one group at a given time. Then associate a lock with each group. This is an example of a single-lock-at-a-time design, which discussed in Section 7.1.1.7.

<sup>&</sup>lt;sup>5</sup> Also known as "object-oriented spaghetti code."

- 3. Partition the objects into groups such that threads can all operate on objects in the groups in some groupwise ordering. Then associate a lock with each group, and impose a locking hierarchy over the groups.
- 4. Impose an arbitrarily selected hierarchy on the locks, and then use conditional locking if it is necessary to acquire a lock out of order, as was discussed in Section 7.1.1.5.
- 5. Before carrying out a given group of operations, predict which locks will be acquired, and attempt to acquire them before actually carrying out any updates. If the prediction turns out to be incorrect, drop all the locks and retry with an updated prediction that includes the benefit of experience. This approach was discussed in Section 7.1.1.6.
- Use transactional memory. This approach has a number of advantages and disadvantages which will be discussed in Section 17.2.
- 7. Refactor the application to be more concurrency-friendly. This would likely also have the side effect of making the application run faster even when single-threaded, but might also make it more difficult to modify the application.
- 8. Use techniques from later chapters in addition to locking. □

## Quick Quiz 7.14:

How can the livelock shown in Listing 7.5 be avoided? ■

#### Answer:

Listing 7.4 provides some good hints. In many cases, livelocks are a hint that you should revisit your locking design. Or visit it in the first place if your locking design "just grew".

That said, one good-and-sufficient approach due to Doug Lea is to use conditional locking as described in Section 7.1.1.5, but combine this with acquiring all needed locks first, before modifying shared data, as described in Section 7.1.1.6. If a given critical section retries too many times, unconditionally acquire a global lock, then unconditionally acquire all the needed locks. This avoids both deadlock and livelock, and scales reasonably assuming that the global lock need not be acquired too often. □

#### Quick Quiz 7.15:

What problems can you spot in the code in Listing 7.6?  $\blacksquare$ 

## **Answer:**

Here are a couple:

- A one-second wait is way too long for most uses.
   Wait intervals should begin with roughly the time required to execute the critical section, which will normally be in the microsecond or millisecond range.
- 2. The code does not check for overflow. On the other hand, this bug is nullified by the previous bug: 32 bits worth of seconds is more than 50 years. □

## Quick Quiz 7.16:

Wouldn't it be better just to use a good parallel design so that lock contention was low enough to avoid unfairness?



#### Answer:

It would be better in some sense, but there are situations where it can be appropriate to use designs that sometimes result in high lock contentions.

For example, imagine a system that is subject to a rare error condition. It might well be best to have a simple error-handling design that has poor performance and scalability for the duration of the rare error condition, as opposed to a complex and difficult-to-debug design that is helpful only when one of those rare error conditions is in effect.

That said, it is usually worth putting some effort into attempting to produce a design that both simple as well as efficient during error conditions, for example by partitioning the problem.  $\Box$ 

## Quick Quiz 7.17:

How might the lock holder be interfered with? ■

## **Answer:**

If the data protected by the lock is in the same cache line as the lock itself, then attempts by other CPUs to acquire the lock will result in expensive cache misses on the part of the CPU holding the lock. This is a special case of false sharing, which can also occur if a pair of variables protected by different locks happen to share a cache line. In contrast, if the lock is in a different cache line than the data that it protects, the CPU holding the lock will usually suffer a cache miss only on first access to a given variable.

Of course, the downside of placing the lock and data into separate cache lines is that the code will incur two cache misses rather than only one in the uncontended case.

## Quick Quiz 7.18:

Does it ever make sense to have an exclusive lock acquisition immediately followed by a release of that same lock, that is, an empty critical section?

#### **Answer:**

This usage is rare, but is occasionally used. The point is that the semantics of exclusive locks have two components: (1) the familiar data-protection semantic and (2) a messaging semantic, where releasing a given lock notifies a waiting acquisition of that same lock. An empty critical section uses the messaging component without the data-protection component.

The rest of this answer provides some example uses of empty critical sections, however, these examples should be considered "gray magic." As such, empty critical sections are almost never used in practice. Nevertheless, pressing on into this gray area ...

One historical use of empty critical sections appeared in the networking stack of the 2.4 Linux kernel. This usage pattern can be thought of as a way of approximating the effects of read-copy update (RCU), which is discussed in Section 9.5.

The empty-lock-critical-section idiom can also be used to reduce lock contention in some situations. For example, consider a multithreaded user-space application where each thread processes unit of work maintained in a per-thread list, where thread are prohibited from touching each others' lists. There could also be updates that require that all previously scheduled units of work have completed before the update can progress. One way to handle this is to schedule a unit of work on each thread, so that when all of these units of work complete, the update may proceed.

In some applications, threads can come and go. For example, each thread might correspond to one user of the application, and thus be removed when that user logs out or otherwise disconnects. In many applications, threads cannot depart atomically: They must instead explicitly unravel themselves from various portions of the application using a specific sequence of actions. One specific action will be refusing to accept further requests from other threads, and another specific action will be disposing of any remaining units of work on its list, for example, by placing these units of work in a global work-item-disposal list to be taken by one of the remaining threads. (Why not just drain the thread's work-item list by executing each item? Because a given work item might generate more

work items, so that the list could not be drained in a timely fashion.)

If the application is to perform and scale well, a good locking design is required. One common solution is to have a global lock (call it G) protecting the entire process of departing (and perhaps other things as well), with finer-grained locks protecting the individual unraveling operations.

Now, a departing thread must clearly refuse to accept further requests before disposing of the work on its list, because otherwise additional work might arrive after the disposal action, which would render that disposal action ineffective. So simplified pseudocode for a departing thread might be as follows:

- 1. Acquire lock G.
- 2. Acquire the lock guarding communications.
- 3. Refuse further communications from other threads.
- 4. Release the lock guarding communications.
- 5. Acquire the lock guarding the global work-item-disposal list.
- 6. Move all pending work items to the global workitem-disposal list.
- 7. Release the lock guarding the global work-item-disposal list.
- 8. Release lock G.

Of course, a thread that needs to wait for all pre-existing work items will need to take departing threads into account. To see this, suppose that this thread starts waiting for all pre-existing work items just after a departing thread has refused further communications from other threads. How can this thread wait for the departing thread's work items to complete, keeping in mind that threads are not allowed to access each others' lists of work items?

One straightforward approach is for this thread to acquire G and then the lock guarding the global work-item-disposal list, then move the work items to its own list. The thread then release both locks, places a work item on the end of it own list, and then wait for all of the work items that it placed on each thread's list (including its own) to complete.

This approach does work well in many cases, but if special processing is required for each work item as it is pulled in from the global work-item-disposal list, the

<sup>&</sup>lt;sup>6</sup> Thanks to Alexey Roytman for this decription.

result could be excessive contention on G. One way to avoid that contention is to acquire G and then immediately release it. Then the process of waiting for all prior work items look something like the following:

- Set a global counter to one and initialize a condition variable to zero.
- Send a message to all threads to cause them to atomically increment the global counter, and then to enqueue a work item. The work item will atomically decrement the global counter, and if the result is zero, it will set a condition variable to one.
- 3. Acquire G, which will wait on any currently departing thread to finish departing. Because only one thread may depart at a time, all the remaining threads will have already received the message sent in the preceding step.
- 4. Release G.
- Acquire the lock guarding the global work-itemdisposal list.
- 6. Move all work items from the global work-itemdisposal list to this thread's list, processing them as needed along the way.
- 7. Release the lock guarding the global work-item-disposal list.
- 8. Enqueue an additional work item onto this thread's list. (As before, this work item will atomically decrement the global counter, and if the result is zero, it will set a condition variable to one.)
- 9. Wait for the condition variable to take on the value one.

Once this procedure completes, all pre-existing work items are guaranteed to have completed. The empty critical sections are using locking for messaging as well as for protection of data.

## Quick Quiz 7.19:

Is there any other way for the VAX/VMS DLM to emulate a reader-writer lock? ■

#### Answer:

There are in fact several. One way would be to use the null, protected-read, and exclusive modes. Another way would be to use the null, protected-read, and concurrent-write

modes. A third way would be to use the null, concurrent-read, and exclusive modes.  $\Box$ 

#### **Quick Quiz 7.20:**

The code in Listing 7.7 is ridiculously complicated! Why not conditionally acquire a single global lock? ■

#### Answer:

Conditionally acquiring a single global lock does work very well, but only for relatively small numbers of CPUs. To see why it is problematic in systems with many hundreds of CPUs, look at Figure 5.1 and extrapolate the delay from eight to 1,000 CPUs. □

#### Quick Quiz 7.21:

Wait a minute! If we "win" the tournament on line 16 of Listing 7.7, we get to do all the work of do\_force\_quiescent\_state(). Exactly how is that a win, really?

#### Answer:

How indeed? This just shows that in concurrency, just as in life, one should take care to learn exactly what winning entails before playing the game. □

## Quick Quiz 7.22:

Why not rely on the C language's default initialization of zero instead of using the explicit initializer shown on line 2 of Listing 7.8? ■

## Answer:

Because this default initialization does not apply to locks allocated as auto variables within the scope of a function.

## Quick Quiz 7.23:

Why bother with the inner loop on lines 7-8 of Listing 7.8? Why not simply repeatedly do the atomic exchange operation on line 6? ■

#### Answer:

Suppose that the lock is held and that several threads are attempting to acquire the lock. In this situation, if these threads all loop on the atomic exchange operation, they will ping-pong the cache line containing the lock among themselves, imposing load on the interconnect. In contrast, if these threads are spinning in the inner loop on lines 7-8, they will each spin within their own caches, putting negligible load on the interconnect.  $\square$ 

E.7. LOCKING 423

## Quick Quiz 7.24:

Why not simply store zero into the lock word on line 14 of Listing 7.8?  $\blacksquare$ 

#### **Answer:**

This can be a legitimate implementation, but only if this store is preceded by a memory barrier and makes use of ACCESS\_ONCE(). The memory barrier is not required when the xchg() operation is used because this operation implies a full memory barrier due to the fact that it returns a value.

## Quick Quiz 7.25:

How can you tell if one counter is greater than another, while accounting for counter wrap? ■

#### Answer:

In the C language, the following macro correctly handles this:

```
#define ULONG_CMP_LT(a, b) \ (ULONG_MAX / 2 < (a) - (b))
```

Although it is tempting to simply subtract two signed integers, this should be avoided because signed overflow is undefined in the C language. For example, if the compiler knows that one of the values is positive and the other negative, it is within its rights to simply assume that the positive number is greater than the negative number, even though subtracting the negative number from the positive number might well result in overflow and thus a negative number.

How could the compiler know the signs of the two numbers? It might be able to deduce it based on prior assignments and comparisons. In this case, if the per-CPU counters were signed, the compiler could deduce that they were always increasing in value, and then might assume that they would never go negative. This assumption could well lead the compiler to generate unfortunate code [McK12c, Reg10]. □

## Quick Quiz 7.26:

Which is better, the counter approach or the flag approach?



#### Answer:

The flag approach will normally suffer fewer cache misses, but a better answer is to try both and see which works best for your particular workload. □

## Quick Quiz 7.27:

How can relying on implicit existence guarantees result in a bug? ■

## Answer:

Here are some bugs resulting from improper use of implicit existence guarantees:

- 1. A program writes the address of a global variable to a file, then a later instance of that same program reads that address and attempts to dereference it. This can fail due to address-space randomization, to say nothing of recompilation of the program.
- 2. A module can record the address of one of its variables in a pointer located in some other module, then attempt to dereference that pointer after the module has been unloaded.
- A function can record the address of one of its onstack variables into a global pointer, which some other function might attempt to dereference after that function has returned.

I am sure that you can come up with additional possibilities.  $\square$ 

## Quick Quiz 7.28:

What if the element we need to delete is not the first element of the list on line 8 of Listing 7.9?  $\blacksquare$ 

#### **Answer:**

This is a very simple hash table with no chaining, so the only element in a given bucket is the first element. The reader is invited to adapt this example to a hash table with full chaining.  $\Box$ 

#### Quick Quiz 7.29:

What race condition can occur in Listing 7.9?

#### **Answer:**

Consider the following sequence of events:

- 1. Thread 0 invokes delete(0), and reaches line 10 of the figure, acquiring the lock.
- 2. Thread 1 concurrently invokes delete(0), reaching line 10, but spins on the lock because Thread 0 holds it
- 3. Thread 0 executes lines 11-14, removing the element from the hashtable, releasing the lock, and then freeing the element.

- 4. Thread 0 continues execution, and allocates memory, getting the exact block of memory that it just freed.
- 5. Thread 0 then initializes this block of memory as some other type of structure.
- 6. Thread 1's spin\_lock() operation fails due to the fact that what it believes to be p->lock is no longer a spinlock.

Because there is no existence guarantee, the identity of the data element can change while a thread is attempting to acquire that element's lock on line 10!  $\square$ 

## E.8 Data Ownership

## Quick Quiz 8.1:

What form of data ownership is extremely difficult to avoid when creating shared-memory parallel programs (for example, using pthreads) in C or C++? ■

#### **Answer:**

Use of auto variables in functions. By default, these are private to the thread executing the current function.  $\Box$ 

## Quick Quiz 8.2:

What synchronization remains in the example shown in Section  $8.1? \blacksquare$ 

## Answer:

The creation of the threads via the sh & operator and the joining of thread via the sh wait command.

Of course, if the processes explicitly share memory, for example, using the shmget() or mmap() system calls, explicit synchronization might well be needed when accessing or updating the shared memory. The processes might also synchronize using any of the following interprocess communications mechanisms:

- 1. System V semaphores.
- 2. System V message queues.
- 3. UNIX-domain sockets.
- 4. Networking protocols, including TCP/IP, UDP, and a whole host of others.
- 5. File locking.
- 6. Use of the open() system call with the O\_CREAT and O\_EXCL flags.

7. Use of the rename() system call.

A complete list of possible synchronization mechanisms is left as an exercise to the reader, who is warned that it will be an extremely long list. A surprising number of unassuming system calls can be pressed into service as synchronization mechanisms.  $\square$ 

## Quick Quiz 8.3:

Is there any shared data in the example shown in Section 8.1?

#### Answer:

That is a philosophical question.

Those wishing the answer "no" might argue that processes by definition do not share memory.

Those wishing to answer "yes" might list a large number of synchronization mechanisms that do not require shared memory, note that the kernel will have some shared state, and perhaps even argue that the assignment of process IDs (PIDs) constitute shared data.

Such arguments are excellent intellectual exercise, and are also a wonderful way of feeling intelligent, scoring points against hapless classmates or colleagues, and (especially!) avoiding getting anything useful done.

## Quick Quiz 8.4:

Does it ever make sense to have partial data ownership where each thread reads only its own instance of a perthread variable, but writes to other threads' instances?

## Answer:

Amazingly enough, yes. One example is a simple message-passing system where threads post messages to other threads' mailboxes, and where each thread is responsible for removing any message it sent once that message has been acted on. Implementation of such an algorithm is left as an exercise for the reader, as is the task of identifying other algorithms with similar ownership patterns.  $\square$ 

## Quick Quiz 8.5:

What mechanisms other than POSIX signals may be used for function shipping? ■

#### Answer

There is a very large number of such mechanisms, including:

1. System V message queues.

- 2. Shared-memory dequeue (see Section 6.1.2).
- 3. Shared-memory mailboxes.
- 4. UNIX-domain sockets.
- 5. TCP/IP or UDP, possibly augmented by any number of higher-level protocols, including RPC, HTTP, XML, SOAP, and so on.

Compilation of a complete list is left as an exercise to sufficiently single-minded readers, who are warned that the list will be extremely long.  $\Box$ 

## Quick Quiz 8.6:

But none of the data in the eventual() function shown on lines 15-32 of Listing 5.4 is actually owned by the eventual() thread! In just what way is this data ownership???

## **Answer:**

The key phrase is "owns the rights to the data". In this case, the rights in question are the rights to access the perthread counter variable defined on line 1 of the figure. This situation is similar to that described in Section 8.2.

However, there really is data that is owned by the eventual() thread, namely the t and sum variables defined on lines 17 and 18 of the figure.

For other examples of designated threads, look at the kernel threads in the Linux kernel, for example, those created by kthread\_create() and kthread\_run().

## Quick Quiz 8.7:

Is it possible to obtain greater accuracy while still maintaining full privacy of the per-thread data? ■

#### **Answer:**

Yes. One approach is for read\_count() to add the value of its own per-thread variable. This maintains full ownership and performance, but only a slight improvement in accuracy, particularly on systems with very large numbers of threads.

Another approach is for read\_count() to use function shipping, for example, in the form of per-thread signals. This greatly improves accuracy, but at a significant performance cost for read\_count().

However, both of these methods have the advantage of eliminating cache-line bouncing for the common case of updating counters.  $\Box$ 

## **E.9** Deferred Processing

## Quick Quiz 9.1:

Why bother with a use-after-free check? ■

#### Answer

To greatly increase the probability of finding bugs. A small torture-test program (routetorture.h) that allocates and frees only one type of structure can tolerate a surprisingly large amount of use-after-free misbehavior. See Figure 11.4 on page 180 and the related discussion in Section 11.6.4 starting on page 181 for more on the importance of increasing the probability of finding bugs.

## Quick Quiz 9.2:

Why doesn't route\_del() in Listing 9.3 use reference counts to protect the traversal to the element to be freed?



## **Answer:**

Because the traversal is already protected by the lock, so no additional protection is required.  $\Box$ 

## Quick Quiz 9.3:

Why the stairsteps in the "ideal" line in Figure 9.2? Shouldn't it be a straight line? ■

## Answer:

The stair-steps are due to hyperthreading. On this particular system, the hardware threads in a given core have consecutive CPU numbers. In addition, this particular pointer-following low-cache-miss-rate workload seems to allow a single hardware thread to consume most of the relevant resources within its core. Workloads featuring heavier computational loads should be expected to gain greater benefit from each core's second hardware thread.

## Quick Quiz 9.4:

Why, in these modern times, does Figure 9.2 only go up to 8 CPUs??? ■

## **Answer:**

Given the horrible scalability of reference counting, who needs more than eight CPUs? Four CPUs would have sufficed to make the point! However, people wanting more CPUs are urged to refer to Chapter 10. □

#### Quick Quiz 9.5:

If concurrency has "most definitely reduced the usefulness

of reference counting", why are there so many reference counters in the Linux kernel? ■

#### Answer:

That sentence did say "reduced the usefulness", not "eliminated the usefulness", now didn't it?

Please see Section 13.2, which discusses some of the techniques that the Linux kernel uses to take advantage of reference counting in a highly concurrent environment.

## Quick Quiz 9.6:

Why does hp\_store() in Listing 9.4 take a double indirection to the data element? Why not void \* instead of void \*\*?

#### Answer:

Because  $hp\_record()$  must check for concurrent modifications. To do that job, it needs a pointer to a pointer to the element, so that it can check for a modification to the pointer to the element.  $\square$ 

## Quick Quiz 9.7:

Why does hp\_store()'s caller need to restart its traversal from the beginning in case of failure? Isn't that inefficient for large data structures?

#### Answer:

It might be inefficient in some sense, but the fact is that such restarting is absolutely required for correctness. To see this, consider a hazard-pointer-protected linked list containing elements A, B, and C that is subjecte to the following sequence of events:

- 1. Thread 0 stores a hazard pointer to element B (having presumably traversed to element B from element A).
- 2. Thread 1 removes element B from the list, which sets the pointer from element B to element C to a special HAZPTR\_POISON value in order to mark the deletion. Because Thread 0 has a hazard pointer to element B, it cannot yet be freed.
- 3. Thread 1 removes element C from the list. Because there are no hazard pointers referencing element C, it is immediately freed.
- 4. Thread 0 attempts to acquire a hazard pointer to now-removed element B's successor, but sees the HAZPTR\_POISON value, and thus returns zero, forcing the caller to restart its traversal from the beginning of the list.

Which is a very good thing, because otherwise Thread 0 would have attempted to access the now-freed element C, which might have resulted in arbitrarily horrible memory corruption, especially if the memory for element C had since been re-allocated for some other purpose.

All that aside, please understand that hazard pointers's restarting allows it to maintain a minimal memory footprint. Any object not currently referenced by some hazard pointer may be immediately freed. In contrast, Section 9.5 will discuss a mechanism that avoids read-side retries (and minimizes read-side overhead), but has a much larger memory footprint.  $\square$ 

#### Quick Quiz 9.8:

Given that papers on hazard pointers use the bottom bits of each pointer to mark deleted elements, what is up with HAZPTR\_POISON?

#### Answer:

The published implementations of hazard pointers used non-blocking synchronization techniques for insertion and deletion. These techniques require that readers traversing the data structure "help" updaters complete their updates, which in turn means that readers need to look at the successor of a deleted element.

In contrast, we will be using locking to synchronize updates, which does away with the need for readers to help updaters complete their updates, which in turn allows us to leave pointers' bottom bits alone. This approach allows read-side code to be simpler and faster.  $\square$ 

## Quick Quiz 9.9:

But don't these restrictions on hazard pointers also apply to other forms of reference counting? ■

#### Answer:

These restrictions apply only to reference-counting mechanisms whose reference acquisition can fail.  $\Box$ 

## Quick Quiz 9.10:

The paper "Structured Deferral: Synchronization via Procrastination" [McK13] shows that hazard pointers have near-ideal performance. Whatever happened in Figure 9.3??? ■

## Answer:

First, Figure 9.3 has a linear y-axis, while most of the graphs in the "Structured Deferral" paper have logscale y-axes. Next, that paper uses lightly-loaded hash tables, while Figure 9.3's uses a 10-element simple linked list,

which means that hazard pointers face a larger memorybarrier penalty in this workload than in that of the "Structured Deferral" paper. Finally, that paper used a larger and older x86 system, while a newer but smaller system was used to generate the data shown in Figure 9.3.

As always, your mileage may vary. Given the difference in performance, it is clear that hazard pointers give you the most ideal performance either for very large data structures (where the memory-barrier overhead will at least partially overlap cache-miss penalties) and for data structures such as hash tables where a lookup operation needs a minimal number of hazard pointers.

#### Quick Quiz 9.11:

Why isn't this sequence-lock discussion in Chapter 7, you know, the one on *locking*? ■

#### Answer:

The sequence-lock mechanism is really a combination of two separate synchronization mechanisms, sequence counts and locking. In fact, the sequence-count mechanism is available separately in the Linux kernel via the write\_seqcount\_begin() and write\_seqcount\_end() primitives.

However, the combined write\_seqlock() and write\_sequnlock() primitives are used much more heavily in the Linux kernel. More importantly, many more people will understand what you mean if you say "sequence lock" than if you say "sequence count".

So this section is entitled "Sequence Locks" so that people will understand what it is about just from the title, and it appears in the "Deferred Processing" because (1) of the emphasis on the "sequence count" aspect of "sequence locks" and (2) because a "sequence lock" is much more than merely a lock.  $\square$ 

## Quick Quiz 9.12:

Why not have read\_seqbegin() in Listing 9.9 check for the low-order bit being set, and retry internally, rather than allowing a doomed read to start? ■

#### **Answer:**

That would be a legitimate implementation. However, if the workload is read-mostly, it would likely increase the overhead of the common-case successful read, which could be counter-productive. However, given a sufficiently large fraction of updates and sufficiently high-overhead readers, having the check internal to read\_seqbegin() might be preferable.

## Quick Quiz 9.13:

Why is the smp\_mb() on line 26 of Listing 9.9 needed?

#### Answer:

If it was omitted, both the compiler and the CPU would be within their rights to move the critical section preceding the call to read\_seqretry() down below this function. This would prevent the sequence lock from protecting the critical section. The smp\_mb() primitive prevents such reordering.

## Quick Quiz 9.14:

Can't weaker memory barriers be used in the code in Listing 9.9? ■

#### **Answer:**

In older versions of the Linux kernel, no.

In very new versions of the Linux kernel, line 16 could use smp\_load\_acquire() instead of READ\_ONCE(), which in turn would allow the smp\_mb() on line 17 to be dropped. Similarly, line 41 could use an smp\_store\_release(), for example, as follows:

```
smp_store_release(&slp->seq, READ_ONCE(slp->seq) + 1);
```

This would allow the  $smp_mb()$  on line 40 to be dropped.  $\square$ 

## Quick Quiz 9.15:

What prevents sequence-locking updaters from starving readers?

#### **Answer:**

Nothing. This is one of the weaknesses of sequence locking, and as a result, you should use sequence locking only in read-mostly situations. Unless of course read-side starvation is acceptable in your situation, in which case, go wild with the sequence-locking updates!

## Quick Quiz 9.16:

What if something else serializes writers, so that the lock is not needed? ■

#### Answer:

In this case, the  $\rightarrow$ lock field could be omitted, as it is in seqcount\_t in the Linux kernel.  $\Box$ 

## **Ouick Ouiz 9.17:**

Why isn't seq on line 2 of Listing 9.9 unsigned rather than unsigned long? After all, if unsigned is good enough for the Linux kernel, shouldn't it be good enough for everyone?

#### Answer:

Not at all. The Linux kernel has a number of special attributes that allow it to ignore the following sequence of events:

- 1. Thread 0 executes read\_seqbegin(), picking up ->seq in line 16, noting that the value is even, and thus returning to the caller.
- 2. Thread 0 starts executing its read-side critical section, but is then preempted for a long time.
- 3. Other threads repeatedly invoke write\_seqlock() and write\_sequnlock(), until the value of ->seq overflows back to the value that Thread 0 fetched.
- 4. Thread 0 resumes execution, completing its readside critical section with inconsistent data.
- 5. Thread 0 invokes read\_seqretry(), which incorrectly concludes that Thread 0 has seen a consistent view of the data protected by the sequence lock.

The Linux kernel uses sequence locking for things that are updated rarely, with time-of-day information being a case in point. This information is updated at most once per millisecond, so that seven weeks would be required to overflow the counter. If a kernel thread was preempted for seven weeks, the Linux kernel's soft-lockup code would be emitting warnings every two minutes for that entire

In contrast, with a 64-bit counter, more than five centuries would be required to overflow, even given an update every *nano*second. Therefore, this implementation uses a type for ¬>seq that is 64 bits on 64-bit systems. □

#### Quick Quiz 9.18:

Can this bug be fixed? In other words, can you use sequence locks as the *only* synchronization mechanism protecting a linked list supporting concurrent addition, deletion, and lookup?

#### Answer:

One trivial way of accomplishing this is to surround all accesses, including the read-only accesses, with write\_seqlock() and write\_sequnlock(). Of course, this solution also prohibits all read-side parallelism, resulting in massive lock contention, and furthermore could just as easily be implemented using simple locking.

If you do come up with a solution that uses read\_seqbegin() and read\_seqretry() to protect read-side accesses, make sure that you correctly handle the following sequence of events:

- 1. CPU 0 is traversing the linked list, and picks up a pointer to list element A.
- 2. CPU 1 removes element A from the list and frees it.
- 3. CPU 2 allocates an unrelated data structure, and gets the memory formerly occupied by element A. In this unrelated data structure, the memory previously used for element A's ->next pointer is now occupied by a floating-point number.
- 4. CPU 0 picks up what used to be element A's -> next pointer, gets random bits, and therefore gets a segmentation fault.

One way to protect against this sort of problem requires use of "type-safe memory", which will be discussed in Section 9.5.3.7. But in that case, you would be using some other synchronization mechanism in addition to sequence locks!

## Quick Quiz 9.19:

But doesn't Section 9.4's seqlock also permit readers and updaters to get work done concurrently? ■

## **Answer:**

Yes and no. Although seqlock readers can run concurrently with seqlock writers, whenever this happens, the read\_seqretry() primitive will force the reader to retry. This means that any work done by a seqlock reader running concurrently with a seqlock updater will be discarded and redone. So seqlock readers can *run* concurrently with updaters, but they cannot actually get any work done in this case.

In contrast, RCU readers can perform useful work even in presence of concurrent RCU updaters.  $\Box$ 

## Quick Quiz 9.20:

What prevents the list\_for\_each\_entry\_rcu() from getting a segfault if it happens to execute at exactly the same time as the list\_add\_rcu()?

#### Answer:

On all systems running Linux, loads from and stores to pointers are atomic, that is, if a store to a pointer occurs at the same time as a load from that same pointer, the load will return either the initial value or the value stored, never some bitwise mashup of the two. In addition, the list\_for\_each\_entry\_rcu() always proceeds forward through the list, never looking back. Therefore, the

list\_for\_each\_entry\_rcu() will either see the element being added by list\_add\_rcu() or it will not, but either way, it will see a valid well-formed list.  $\square$ 

## Quick Quiz 9.21:

How would you modify the deletion example to permit more than two versions of the list to be active? ■

#### Answer:

One way of accomplishing this is as shown in Listing E.2.

Listing E.2: Concurrent RCU Deletion

```
1 spin_lock(&mylock);
2 p = search(head, key);
3 if (p == NULL)
4     spin_unlock(&mylock);
5 else {
6     list_del_rcu(&p->list);
7     spin_unlock(&mylock);
8     synchronize_rcu();
9     kfree(p);
10 }
```

Note that this means that multiple concurrent deletions might be waiting in synchronize\_rcu().  $\Box$ 

#### Quick Quiz 9.22:

How many RCU versions of a given list can be active at any given time? ■

#### **Answer:**

That depends on the synchronization design. If a semaphore protecting the update is held across the grace period, then there can be at most two versions, the old and the new

However, suppose that only the search, the update, and the <code>list\_replace\_rcu()</code> were protected by a lock, so that the <code>synchronize\_rcu()</code> was outside of that lock, similar to the code shown in Listing E.2. Suppose further that a large number of threads undertook an RCU replacement at about the same time, and that readers are also constantly traversing the data structure.

Then the following sequence of events could occur, starting from the end state of Figure 9.14:

- 1. Thread A traverses the list, obtaining a reference to the 5,2,3 element.
- 2. Thread B replaces the 5,2,3 element with a new 5,2,4 element, then waits for its synchronize\_rcu() call to return.
- 3. Thread C traverses the list, obtaining a reference to the 5,2,4 element.

- 4. Thread D replaces the 5,2,4 element with a new 5,2,5 element, then waits for its synchronize\_rcu() call to return.
- 5. Thread E traverses the list, obtaining a reference to the 5,2,5 element.
- 6. Thread F replaces the 5,2,5 element with a new 5,2,6 element, then waits for its synchronize\_rcu() call to return.
- 7. Thread G traverses the list, obtaining a reference to the 5,2,6 element.
- 8. And the previous two steps repeat quickly, so that all of them happen before any of the synchronize\_rcu() calls return.

Thus, there can be an arbitrary number of versions active, limited only by memory and by how many updates could be completed within a grace period. But please note that data structures that are updated so frequently probably are not good candidates for RCU. That said, RCU can handle high update rates when necessary.

## Ouick Ouiz 9.23:

How can RCU updaters possibly delay RCU readers, given that the rcu\_read\_lock() and rcu\_read\_unlock() primitives neither spin nor block? ■

## **Answer:**

The modifications undertaken by a given RCU updater will cause the corresponding CPU to invalidate cache lines containing the data, forcing the CPUs running concurrent RCU readers to incur expensive cache misses. (Can you design an algorithm that changes a data structure *without* inflicting expensive cache misses on concurrent readers? On subsequent readers?)  $\square$ 

## Quick Quiz 9.24:

Why doesn't RCU QSBR give *exactly* ideal results? ■

#### **Answer:**

The rcu\_dereference() primitive does constrain the compiler's optimizations somewhat, which can result in slightly slower code. This effect would normally be insignificant, but each search is taking on average about 13 nanoseconds, which is short enough for small differences in code generation to make their presence felt. The difference ranges from about 1.5 % to about 11.1 %, which is quite small when you consider that the RCU QSBR

code can handle concurrent updates and the "ideal" code cannot.

It is hoped that C11 memory\_order\_consume loads [Smi15] might someday allow rcu\_dereference() provide the needed protection at lower cost. □

## Quick Quiz 9.25:

Given RCU QSBR's read-side performance, why bother with any other flavor of userspace RCU? ■

#### Answer:

Because RCU QSBR places constraints on the overall application that might not be tolerable, for example, requiring that each and every thread in the application regularly pass through a quiescent state. Among other things, this means that RCU QSBR is not helpful to library writers, who might be better served by other flavors of userspace RCU [MDJ13c]. □

#### Quick Quiz 9.26:

WTF? How the heck do you expect me to believe that RCU has a 100-femtosecond overhead when the clock period at 3 GHz is more than 300 *picoseconds*?

#### Answer

First, consider that the inner loop used to take this measurement is as follows:

```
1 for (i = 0; i < CSCOUNT_SCALE; i++) {
2    rcu_read_lock();
3    rcu_read_unlock();
4 }</pre>
```

Next, consider the effective definitions of rcu\_read\_lock() and rcu\_read\_unlock():

```
1 #define rcu_read_lock() do { } while (0)
2 #define rcu_read_unlock() do { } while (0)
```

Consider also that the compiler does simple optimizations, allowing it to replace the loop with:

```
i = CSCOUNT_SCALE;
```

So the "measurement" of 100 femtoseconds is simply the fixed overhead of the timing measurements divided by the number of passes through the inner loop containing the calls to rcu\_read\_lock() and rcu\_read\_unlock(). And therefore, this measurement really is in error, in fact, in error by an arbitrary number of orders of magnitude. As you can see by the definition of rcu\_read\_lock() and rcu\_read\_unlock() above, the actual overhead is precisely zero.

It certainly is not every day that a timing measurement of 100 femtoseconds turns out to be an overestimate!

## Quick Quiz 9.27:

Why does both the variability and overhead of rwlock decrease as the critical-section overhead increases? ■

#### Answer

Because the contention on the underlying rwlock\_t decreases as the critical-section overhead increases. However, the rwlock overhead will not quite drop to that on a single CPU because of cache-thrashing overhead.

#### Quick Quiz 9.28:

Is there an exception to this deadlock immunity, and if so, what sequence of events could lead to deadlock? ■

#### Answer:

One way to cause a deadlock cycle involving RCU readside primitives is via the following (illegal) sequence of statements:

```
rcu_read_lock();
synchronize_rcu();
rcu_read_unlock();
```

The synchronize\_rcu() cannot return until all preexisting RCU read-side critical sections complete, but is enclosed in an RCU read-side critical section that cannot complete until the synchronize\_rcu() returns. The result is a classic self-deadlock—you get the same effect when attempting to write-acquire a reader-writer lock while read-holding it.

Note that this self-deadlock scenario does not apply to RCU QSBR, because the context switch performed by the synchronize\_rcu() would act as a quiescent state for this CPU, allowing a grace period to complete. However, this is if anything even worse, because data used by the RCU read-side critical section might be freed as a result of the grace period completing.

In short, do not invoke synchronous RCU update-side primitives from within an RCU read-side critical section.

## Quick Quiz 9.29:

Immunity to both deadlock and priority inversion??? Sounds too good to be true. Why should I believe that this is even possible? ■

#### Answer

It really does work. After all, if it didn't work, the Linux kernel would not run. □

## Quick Quiz 9.30:

But wait! This is exactly the same code that might be used when thinking of RCU as a replacement for reader-writer locking! What gives?

#### Answer:

This is an effect of the Law of Toy Examples: beyond a certain point, the code fragments look the same. The only difference is in how we think about the code. However, this difference can be extremely important. For but one example of the importance, consider that if we think of RCU as a restricted reference counting scheme, we would never be fooled into thinking that the updates would exclude the RCU read-side critical sections.

It nevertheless is often useful to think of RCU as a replacement for reader-writer locking, for example, when you are replacing reader-writer locking with RCU. □

## Quick Quiz 9.31:

Why the dip in refent overhead near 6 CPUs? ■

#### Answers

Most likely NUMA effects. However, there is substantial variance in the values measured for the refent line, as can be seen by the error bars. In fact, standard deviations range in excess of  $10\,\%$  of measured values in some cases. The dip in overhead therefore might well be a statistical aberration.  $\square$ 

#### Ouick Ouiz 9.32:

What if the element we need to delete is not the first element of the list on line 9 of Listing 9.21? ■

## **Answer:**

As with Listing 7.9, this is a very simple hash table with no chaining, so the only element in a given bucket is the first element. The reader is again invited to adapt this example to a hash table with full chaining.

## Quick Quiz 9.33:

Why is it OK to exit the RCU read-side critical section on line 15 of Listing 9.21 before releasing the lock on line 17?

#### Answer

First, please note that the second check on line 14 is necessary because some other CPU might have removed this element while we were waiting to acquire the lock. However, the fact that we were in an RCU read-side critical section while acquiring the lock guarantees that this element could not possibly have been re-allocated and re-inserted into this hash table. Furthermore, once we

acquire the lock, the lock itself guarantees the element's existence, so we no longer need to be in an RCU read-side critical section.

The question as to whether it is necessary to re-check the element's key is left as an exercise to the reader.  $\Box$ 

## Quick Quiz 9.34:

Why not exit the RCU read-side critical section on line 23 of Listing 9.21 before releasing the lock on line 22? ■

#### Answer:

Suppose we reverse the order of these two lines. Then this code is vulnerable to the following sequence of events:

- 1. CPU 0 invokes delete(), and finds the element to be deleted, executing through line 15. It has not yet actually deleted the element, but is about to do so.
- 2. CPU 1 concurrently invokes delete(), attempting to delete this same element. However, CPU 0 still holds the lock, so CPU 1 waits for it at line 13.
- 3. CPU 0 executes lines 16 and 17, and blocks at line 18 waiting for CPU 1 to exit its RCU read-side critical section.
- 4. CPU 1 now acquires the lock, but the test on line 14 fails because CPU 0 has already removed the element. CPU 1 now executes line 22 (which we switched with line 23 for the purposes of this Quick Quiz) and exits its RCU read-side critical section.
- 5. CPU 0 can now return from synchronize\_rcu(), and thus executes line 19, sending the element to the freelist.
- 6. CPU 1 now attempts to release a lock for an element that has been freed, and, worse yet, possibly reallocated as some other type of data structure. This is a fatal memory-corruption error. □

#### Ouick Ouiz 9.35:

But what if there is an arbitrarily long series of RCU read-side critical sections in multiple threads, so that at any point in time there is at least one thread in the system executing in an RCU read-side critical section? Wouldn't that prevent any data from a SLAB\_DESTROY\_BY\_RCU slab ever being returned to the system, possibly resulting in OOM events?

#### **Answer:**

There could certainly be an arbitrarily long period of time

during which at least one thread is always in an RCU read-side critical section. However, the key words in the description in Section 9.5.3.7 are "in-use" and "pre-existing". Keep in mind that a given RCU read-side critical section is conceptually only permitted to gain references to data elements that were in use at the beginning of that critical section. Furthermore, remember that a slab cannot be returned to the system until all of its data elements have been freed, in fact, the RCU grace period cannot start until after they have all been freed.

Therefore, the slab cache need only wait for those RCU read-side critical sections that started before the freeing of the last element of the slab. This in turn means that any RCU grace period that begins after the freeing of the last element will do—the slab may be returned to the system after that grace period ends.  $\square$ 

## Quick Quiz 9.36:

Suppose that the nmi\_profile() function was preemptible. What would need to change to make this example work correctly?

#### **Answer:**

One approach would be to use rcu\_read\_lock() and rcu\_read\_unlock() in nmi\_profile(), and to replace the synchronize\_sched() with synchronize\_rcu(), perhaps as shown in Listing E.3.

#### Quick Quiz 9.37:

Why do some of the cells in Table 9.3 have exclamation marks ("!")? ■

#### Answer:

The API members with exclamation marks (rcu\_read\_lock(), rcu\_read\_unlock(), and call\_rcu()) were the only members of the Linux RCU API that Paul E. McKenney was aware of back in the mid-90s. During this timeframe, he was under the mistaken impression that he knew all that there is to know about RCU.

## Quick Quiz 9.38:

How do you prevent a huge number of RCU read-side critical sections from indefinitely blocking a synchronize\_rcu() invocation?

## Answer:

There is no need to do anything to prevent RCU read-side critical sections from indefinitely blocking a synchronize\_rcu() invocation, because the synchronize\_rcu() invocation need wait only for *pre-existing* RCU read-side critical sections. So as long as

**Listing E.3:** Using RCU to Wait for Mythical Preemptible NMIs to Finish

```
1 struct profile_buffer {
    long size;
    atomic_t entry[0];
 5 static struct profile_buffer *buf = NULL;
7 void nmi_profile(unsigned long pcvalue)
8 {
     struct profile_buffer *p;
10
11
    rcu_read_lock();
    p = rcu_dereference(buf);
if (p == NULL) {
12
13
14
       rcu_read_unlock();
15
       return:
16
17
     if (pcvalue >= p->size) {
18
       rcu_read_unlock();
19
       return:
20
21
     atomic_inc(&p->entry[pcvalue]);
22
     rcu_read_unlock();
23 }
24
25 void nmi_stop(void)
26 {
27
     struct profile_buffer *p = buf;
28
29
     if (p == NULL)
30
       return;
     rcu_assign_pointer(buf, NULL);
31
32
     synchronize_rcu();
33
     kfree(p);
```

each RCU read-side critical section is of finite duration, there should be no problem.  $\Box$ 

## Quick Quiz 9.39:

The synchronize\_rcu() API waits for all pre-existing interrupt handlers to complete, right? ■

#### Answer:

Absolutely not! And especially not when using preemptible RCU! You instead want synchronize\_irq(). Alternatively, you can place calls to rcu\_read\_lock() and rcu\_read\_unlock() in the specific interrupt handlers that you want synchronize\_rcu() to wait for.

## Quick Quiz 9.40:

What happens if you mix and match? For example, suppose you use rcu\_read\_lock() and rcu\_read\_unlock() to delimit RCU read-side critical sections, but then use call\_rcu\_bh() to post an RCU callback?

#### Answer:

If there happened to be no RCU read-side critical sections

delimited by rcu\_read\_lock\_bh() and rcu\_read\_unlock\_bh() at the time call\_rcu\_bh() was invoked, RCU would be within its rights to invoke the callback immediately, possibly freeing a data structure still being used by the RCU read-side critical section! This is not merely a theoretical possibility: a long-running RCU read-side critical section delimited by rcu\_read\_lock() and rcu\_read\_unlock() is vulnerable to this failure mode.

However, the rcu\_dereference() family of functions apply to all flavors of RCU. (There was an attempt to have per-flavor variants of rcu\_dereference(), but it was just too messy.)

## Quick Quiz 9.41:

Hardware interrupt handlers can be thought of as being under the protection of an implicit rcu\_read\_lock\_bh(), right? ■

#### **Answer:**

Absolutely not! And especially not when using preemptible RCU! If you need to access "rcu\_bh"-protected data structures in an interrupt handler, you need to provide explicit calls to rcu\_read\_lock\_bh() and rcu\_read\_ unlock bh().  $\square$ 

#### **Ouick Ouiz 9.42:**

What happens if you mix and match RCU Classic and RCU Sched? ■

#### Answer:

In a non-PREEMPT or a PREEMPT kernel, mixing these two works "by accident" because in those kernel builds, RCU Classic and RCU Sched map to the same implementation. However, this mixture is fatal in PREEMPT\_RT builds using the -rt patchset, due to the fact that Real-time RCU's read-side critical sections can be preempted, which would permit synchronize\_sched() to return before the RCU read-side critical section reached its rcu\_read\_unlock() call. This could in turn result in a data structure being freed before the read-side critical section was finished with it, which could in turn greatly increase the actuarial risk experienced by your kernel.

In fact, the split between RCU Classic and RCU Sched was inspired by the need for preemptible RCU read-side critical sections. □

#### Ouick Ouiz 9.43:

In general, you cannot rely on synchronize\_sched() to wait for all pre-existing interrupt handlers, right?

#### **Answer:**

That is correct! Because -rt Linux uses threaded interrupt handlers, there can be context switches in the middle of an interrupt handler. Because synchronize\_sched() waits only until each CPU has passed through a context switch, it can return before a given interrupt handler completes.

If you need to wait for a given interrupt handler to complete, you should instead use synchronize\_irq() or place explicit RCU read-side critical sections in the interrupt handlers that you wish to wait on.

## Quick Quiz 9.44:

Why should you be careful with call\_srcu()? ■

#### **Answer:**

A single task could register SRCU callbacks very quickly. Given that SRCU allows readers to block for arbitrary periods of time, this could consume an arbitrarily large quantity of memory. In contrast, given the synchronous synchronize\_srcu() interface, a given task must finish waiting for a given grace period before it can start waiting for the next one.

#### Quick Quiz 9.45:

Under what conditions can synchronize\_srcu() be safely used within an SRCU read-side critical section? ■

#### **Answer:**

In principle, you can use synchronize\_srcu() with a given srcu\_struct within an SRCU read-side critical section that uses some other srcu\_struct. In practice, however, doing this is almost certainly a bad idea. In particular, the code shown in Listing E.4 could still result in deadlock.  $\square$ 

#### Listing E.4: Multistage SRCU Deadlocks

```
1 idx = srcu_read_lock(&ssa);
2 synchronize_srcu(&ssb);
3 srcu_read_unlock(&ssa, idx);
4
5 /* . . . */
6
7 idx = srcu_read_lock(&ssb);
8 synchronize_srcu(&ssa);
9 srcu_read_unlock(&ssb, idx);
```

#### Ouick Ouiz 9.46:

Why doesn't list\_del\_rcu() poison both the next and prev pointers? ■

#### Answer:

Poisoning the next pointer would interfere with concurrent RCU readers, who must use this pointer. However, RCU readers are forbidden from using the prev pointer, so it may safely be poisoned.

## Quick Quiz 9.47:

Normally, any pointer subject to rcu\_dereference() must always be updated using rcu\_assign\_pointer(). What is an exception to this rule?

#### Answer:

One such exception is when a multi-element linked data structure is initialized as a unit while inaccessible to other CPUs, and then a single rcu\_assign\_pointer() is used to plant a global pointer to this data structure. The initialization-time pointer assignments need not use rcu\_assign\_pointer(), though any such assignments that happen after the structure is globally visible *must* use rcu\_assign\_pointer().

However, unless this initialization code is on an impressively hot code-path, it is probably wise to use rcu\_assign\_pointer() anyway, even though it is in theory unnecessary. It is all too easy for a "minor" change to invalidate your cherished assumptions about the initialization happening privately.  $\square$ 

#### **Ouick Ouiz 9.48:**

Are there any downsides to the fact that these traversal and update primitives can be used with any of the RCU API family members? ■

#### Answer:

It can sometimes be difficult for automated code checkers such as "sparse" (or indeed for human beings) to work out which type of RCU read-side critical section a given RCU traversal primitive corresponds to. For example, consider the code shown in Listing E.5.

Listing E.5: Diverse RCU Read-Side Nesting

```
1 rcu_read_lock();
2 preempt_disable();
3 p = rcu_dereference(global_pointer);
4
5 /* . . . */
6
7 preempt_enable();
8 rcu_read_unlock();
```

Is the rcu\_dereference() primitive in an RCU Classic or an RCU Sched critical section? What would you have to do to figure this out?

## Quick Quiz 9.49:

Why not just drop the lock before waiting for the grace period, or using something like call\_rcu() instead of waiting for a grace period?

#### Answer:

The authors wished to support linearizable tree operations, so that concurrent additions to, deletions from, and searches of the tree would appear to execute in some globally agreed-upon order. In their search trees, this requires holding locks across grace periods. (It is probably better to drop linearizability as a requirement in most cases, but linearizability is a surprisingly popular (and costly!) requirement.)  $\square$ 

## Quick Quiz 9.50:

The statistical-counter implementation shown in Listing 5.5 (count\_end.c) used a global lock to guard the summation in read\_count(), which resulted in poor performance and negative scalability. How could you use RCU to provide read\_count() with excellent performance and good scalability. (Keep in mind that read\_count()'s scalability will necessarily be limited by its need to scan all threads' counters.)

#### **Answer:**

Hint: place the global variable finalcount and the array counterp[] into a single RCU-protected struct. At initialization time, this structure would be allocated and set to all zero and NULL.

The inc\_count() function would be unchanged.

The read\_count() function would use rcu\_read\_lock() instead of acquiring final\_mutex, and would need to use rcu\_dereference() to acquire a reference to the current structure.

The count\_register\_thread() function would set the array element corresponding to the newly created thread to reference that thread's per-thread counter variable.

The count\_unregister\_thread() function would need to allocate a new structure, acquire final\_mutex, copy the old structure to the new one, add the outgoing thread's counter variable to the total, NULL the pointer to this same counter variable, use rcu\_assign\_pointer() to install the new structure in place of the old one, release final\_mutex, wait for a grace period, and finally free the old structure.

Does this really work? Why or why not? See Section 13.3.1 on page 235 for more details. □

## Quick Quiz 9.51:

Section 5.5 showed a fanciful pair of code fragments that dealt with counting I/O accesses to removable devices. These code fragments suffered from high overhead on the fastpath (starting an I/O) due to the need to acquire a reader-writer lock. How would you use RCU to provide excellent performance and scalability? (Keep in mind that the performance of the common-case first code fragment that does I/O accesses is much more important than that of the device-removal code fragment.)

#### Answer:

Hint: replace the read-acquisitions of the reader-writer lock with RCU read-side critical sections, then adjust the device-removal code fragment to suit.

See Section 13.3.2 on Page 236 for one solution to this problem.  $\Box$ 

## E.10 Data Structures

## Quick Quiz 10.1:

But there are many types of hash tables, of which the chained hash tables described here are but one type. Why the focus on chained hash tables?

## Answer:

Chained hash tables are completely partitionable, and thus well-suited to concurrent use. There are other completely-partitionable hash tables, for example, split-ordered list [SS06], but they are considerably more complex. We therefore start with chained hash tables.  $\square$ 

## **Ouick Ouiz 10.2:**

But isn't the double comparison on lines 15-18 in Listing 10.3 inefficient in the case where the key fits into an unsigned long?

## **Answer:**

Indeed it is! However, hash tables quite frequently store information with keys such as character strings that do not necessarily fit into an unsigned long. Simplifying the hash-table implementation for the case where keys always fit into unsigned longs is left as an exercise for the reader.

#### **Quick Quiz 10.3:**

Instead of simply increasing the number of hash buckets, wouldn't it be better to cache-align the existing hash buckets? ■

#### **Answer:**

The answer depends on a great many things. If the hash table has a large number of elements per bucket, it would clearly be better to increase the number of hash buckets. On the other hand, if the hash table is lightly loaded, the answer depends on the hardware, the effectiveness of the hash function, and the workload. Interested readers are encouraged to experiment.  $\square$ 

## Quick Quiz 10.4:

Given the negative scalability of the Schrödinger's Zoo application across sockets, why not just run multiple copies of the application, with each copy having a subset of the animals and confined to run on a single socket?

#### Answer:

You can do just that! In fact, you can extend this idea to large clustered systems, running one copy of the application on each node of the cluster. This practice is called "sharding", and is heavily used in practice by large web-based retailers [DHJ+07].

However, if you are going to shard on a per-socket basis within a multisocket system, why not buy separate smaller and cheaper single-socket systems, and then run one shard of the database on each of those systems?

## Quick Quiz 10.5:

But if elements in a hash table can be deleted concurrently with lookups, doesn't that mean that a lookup could return a reference to a data element that was deleted immediately after it was looked up?

#### Answer

Yes it can! This is why hashtab\_lookup() must be invoked within an RCU read-side critical section, and it is why hashtab\_add() and hashtab\_del() must also use RCU-aware list-manipulation primitives. Finally, this is why the caller of hashtab\_del() must wait for a grace period (e.g., by calling synchronize\_rcu()) before freeing the deleted element.  $\square$ 

#### Quick Quiz 10.6:

The dangers of extrapolating from eight CPUs to 60 CPUs was made quite clear in Section 10.2.3. But why should extrapolating up from 60 CPUs be any safer? ■

## Answer:

It isn't any safer, and a useful exercise would be to run these programs on larger systems. That said, other testing has shown that RCU read-side primitives offer consistent performance and scalability up to at least 1024 CPUs.

## Quick Quiz 10.7:

The code in Listing 10.10 computes the hash twice! Why this blatant inefficiency? ■

#### Answer:

The reason is that the old and new hash tables might have completely different hash functions, so that a hash computed for the old table might be completely irrelevant to the new table.  $\Box$ 

#### **Ouick Ouiz 10.8:**

How does the code in Listing 10.10 protect against the resizing process progressing past the selected bucket? ■

#### **Answer:**

It does not provide any such protection. That is instead the job of the update-side concurrency-control functions described next.  $\Box$ 

## Quick Quiz 10.9:

The code in Listing 10.10 and 10.11 computes the hash and executes the bucket-selection logic twice for updates! Why this blatant inefficiency? ■

#### **Answer:**

This approach allows the hashtorture.h testing infrastructure to be reused. That said, a production-quality resizable hash table would likely be optimized to avoid this double computation. Carrying out this optimization is left as an exercise for the reader.

## Quick Quiz 10.10:

Suppose that one thread is inserting an element into the new hash table during a resize operation. What prevents this insertion from being lost due to a subsequent resize operation completing before the insertion does?

#### Answer:

The second resize operation will not be able to move beyond the bucket into which the insertion is taking place due to the insertion holding the lock on one of the hash buckets in the new hash table (the second hash table of three in this example). Furthermore, the insertion operation takes place within an RCU read-side critical section. As we will see when we examine the hashtab\_resize() function, this means that the first resize operation will use synchronize\_rcu() to wait for the insertion's read-side critical section to complete.  $\square$ 

## Quick Quiz 10.11:

In the hashtab\_lookup() function in Listing 10.12, the code carefully finds the right bucket in the new hash table

if the element to be looked up has already been distributed by a concurrent resize operation. This seems wasteful for RCU-protected lookups. Why not just stick with the old hash table in this case?

#### Answer:

Suppose that a resize operation begins and distributes half of the old table's buckets to the new table. Suppose further that a thread adds a new element that goes into one of the already-distributed buckets, and that this same thread now looks up this newly added element. If lookups unconditionally traversed only the old hash table, this thread would get a lookup failure for the element that it just added, which certainly sounds like a bug to me!

## Quick Quiz 10.12:

The hashtab\_del() function in Listing 10.12 does not always remove the element from the old hash table. Doesn't this mean that readers might access this newly removed element after it has been freed?

#### Answer:

No. The hashtab\_del() function omits removing the element from the old hash table only if the resize operation has already progressed beyond the bucket containing the just-deleted element. But this means that new hashtab\_lookup() operations will use the new hash table when looking up that element. Therefore, only old hashtab\_lookup() operations that started before the hashtab\_del() might encounter the newly removed element. This means that hashtab\_del() need only wait for an RCU grace period to avoid inconveniencing hashtab\_lookup() operations.  $\square$ 

## Quick Quiz 10.13:

In the hashtab\_resize() function in Listing 10.12, what guarantees that the update to ->ht\_new on line 29 will be seen as happening before the update to ->ht\_resize\_cur on line 36 from the perspective of hashtab\_lookup(), hashtab\_add(), and hashtab\_del()?

#### Answer:

The synchronize\_rcu() on line 30 of Listing 10.12 ensures that all pre-existing RCU readers have completed between the time that we install the new hash-table reference on line 29 and the time that we update ->ht\_resize\_cur on line 36. This means that any reader that sees a non-negative value of ->ht\_resize\_cur cannot have started before the assignment to ->ht\_new, and thus

must be able to see the reference to the new hash table.  $\Box$ 

## Quick Quiz 10.14:

Couldn't the hashtorture.h code be modified to accommodate a version of hashtab\_lock\_mod() that subsumes the ht\_get\_bucket() functionality?

#### **Answer:**

It probably could, and doing so would benefit all of the per-bucket-locked hash tables presented in this chapter. Making this modification is left as an exercise for the reader.  $\Box$ 

#### Ouick Ouiz 10.15:

How much do these specializations really save? Are they really worth it? ■

#### **Answer:**

The answer to the first question is left as an exercise to the reader. Try specializing the resizable hash table and see how much performance improvement results. The second question cannot be answered in general, but must instead be answered with respect to a specific use case. Some use cases are extremely sensitive to performance and scalability, while others are less so. □

## E.11 Validation

#### Quick Quiz 11.1:

When in computing is the willingness to follow a fragmentary plan critically important? ■

## **Answer:**

There are any number of situations, but perhaps the most important situation is when no one has ever created anything resembling the program to be developed. In this case, the only way to create a credible plan is to implement the program, create the plan, and implement it a second time. But whoever implements the program for the first time has no choice but to follow a fragmentary plan because any detailed plan created in ignorance cannot survive first contact with the real world.

And perhaps this is one reason why evolution has favored insanely optimistic human beings who are happy to follow fragmentary plans!

## Quick Quiz 11.2:

Suppose that you are writing a script that processes the output of the time command, which looks as follows:

real 0m0.132s user 0m0.040s sys 0m0.008s

The script is required to check its input for errors, and to give appropriate diagnostics if fed erroneous time output. What test inputs should you provide to this program to test it for use with time output generated by single-threaded programs?

#### **Answer:**

- 1. Do you have a test case in which all the time is consumed in user mode by a CPU-bound program?
- 2. Do you have a test case in which all the time is consumed in system mode by a CPU-bound program?
- 3. Do you have a test case in which all three times are zero?
- 4. Do you have a test case in which the "user" and "sys" times sum to more than the "real" time? (This would of course be completely legitimate in a multithreaded program.)
- 5. Do you have a set of tests cases in which one of the times uses more than one second?
- 6. Do you have a set of tests cases in which one of the times uses more than ten second?
- 7. Do you have a set of test cases in which one of the times has non-zero minutes? (For example, "15m36.342s".)
- 8. Do you have a set of test cases in which one of the times has a seconds value of greater than 60?
- 9. Do you have a set of test cases in which one of the times overflows 32 bits of milliseconds? 64 bits of milliseconds?
- 10. Do you have a set of test cases in which one of the times is negative?
- 11. Do you have a set of test cases in which one of the times has a positive minutes value but a negative seconds value?
- 12. Do you have a set of test cases in which one of the times omits the "m" or the "s"?
- 13. Do you have a set of test cases in which one of the times is non-numeric? (For example, "Go Fish".)

- 14. Do you have a set of test cases in which one of the lines is omitted? (For example, where there is a "real" value and a "sys" value, but no "user" value.)
- 15. Do you have a set of test cases where one of the lines is duplicated? Or duplicated, but with a different time value for the duplicate?
- 16. Do you have a set of test cases where a given line has more than one time value? (For example, "real 0m0.132s 0m0.008s".)
- 17. Do you have a set of test cases containing random characters?
- 18. In all test cases involving invalid input, did you generate all permutations?
- 19. For each test case, do you have an expected outcome for that test?

If you did not generate test data for a substantial number of the above cases, you will need to cultivate a more destructive attitude in order to have a chance of generating high-quality tests.

Of course, one way to economize on destructiveness is to generate the tests with the to-be-tested source code at hand, which is called white-box testing (as opposed to black-box testing). However, this is no panacea: You will find that it is all too easy to find your thinking limited by what the program can handle, thus failing to generate truly destructive inputs.  $\square$ 

#### Quick Quiz 11.3:

You are asking me to do all this validation BS before I even start coding??? That sounds like a great way to never get started!!! ■

## Answer:

If it is your project, for example, a hobby, do what you like. Any time you waste will be your own, and you have no one else to answer to for it. And there is a good chance that the time will not be completely wasted. For example, if you are embarking on a first-of-a-kind project, the requirements are in some sense unknowable anyway. In this case, the best approach might be to quickly prototype a number of rough solutions, try them out, and see what works best.

On the other hand, if you are being paid to produce a system that is broadly similar to existing systems, you owe it to your users, your employer, and your future self to validate early and often.

## Quick Quiz 11.4:

How can you implement WARN\_ON\_ONCE()? ■

#### **Answer:**

If you don't mind having a WARN\_ON\_ONCE() that will sometimes warn twice or three times, simply maintain a static variable that is initialized to zero. If the condition triggers, check the static variable, and if it is non-zero, return. Otherwise, set it to one, print the message, and return.

If you really need the message to never appear more than once, perhaps because it is huge, you can use an atomic exchange operation in place of "set it to one" above. Print the message only if the atomic exchange operation returns zero.  $\Box$ 

## Quick Quiz 11.5:

Why would anyone bother copying existing code in pen on paper??? Doesn't that just increase the probability of transcription errors? ■

#### Answer:

If you are worried about transcription errors, please allow me to be the first to introduce you to a really cool tool named diff. In addition, carrying out the copying can be quite valuable:

- 1. If you are copying a lot of code, you are probably failing to take advantage of an opportunity for abstraction. The act of copying code can provide great motivation for abstraction.
- 2. Copying the code gives you an opportunity to think about whether the code really works in its new setting. Is there some non-obvious constraint, such as the need to disable interrupts or to hold some lock?
- 3. Copying the code also gives you time to consider whether there is some better way to get the job done.

So, yes, copy the code!  $\Box$ 

#### Quick Quiz 11.6:

This procedure is ridiculously over-engineered! How can you expect to get a reasonable amount of software written doing it this way??? ■

## Answer:

Indeed, repeatedly copying code by hand is laborious and slow. However, when combined with heavy-duty stress testing and proofs of correctness, this approach is also extremely effective for complex parallel code where ultimate performance and reliability are required and where E.11. VALIDATION 439

debugging is difficult. The Linux-kernel RCU implementation is a case in point.

On the other hand, if you are writing a simple single-threaded shell script to manipulate some data, then you would be best-served by a different methodology. For example, you might enter each command one at a time into an interactive shell with a test data set to make sure that it did what you wanted, then copy-and-paste the successful commands into your script. Finally, test the script as a whole.

If you have a friend or colleague who is willing to help out, pair programming can work very well, as can any number of formal design- and code-review processes.

And if you are writing code as a hobby, then do whatever you like.

In short, different types of software need different development methodologies.  $\Box$ 

#### Quick Quiz 11.7:

Suppose that you had a very large number of systems at your disposal. For example, at current cloud prices, you can purchase a huge amount of CPU time at a reasonably low cost. Why not use this approach to get close enough to certainty for all practical purposes?

## **Answer:**

This approach might well be a valuable addition to your validation arsenal. But it does have a few limitations:

- 1. Some bugs have extremely low probabilities of occurrence, but nevertheless need to be fixed. For example, suppose that the Linux kernel's RCU implementation had a bug that is triggered only once per century of machine time on average. A century of CPU time is hugely expensive even on the cheapest cloud platforms, but we could expect this bug to result in more than 2,000 failures per day on the more than 100 million Linux instances in the world as of 2011.
- 2. The bug might well have zero probability of occurrence on your test setup, which means that you won't see it no matter how much machine time you burn testing it.

Of course, if your code is small enough, formal validation may be helpful, as discussed in Chapter 12. But beware: formal validation of your code will not find errors in your assumptions, misunderstanding of the requirements, misunderstanding of the software or hardware primitives you use, or errors that you did not think to construct a proof for.  $\Box$ 

#### Quick Quiz 11.8:

Say what??? When I plug the earlier example of five tests each with a 10 % failure rate into the formula, I get 59,050 % and that just doesn't make sense!!! ■

#### **Answer:**

You are right, that makes no sense at all.

Remember that a probability is a number between zero and one, so that you need to divide a percentage by 100 to get a probability. So 10% is a probability of 0.1, which gets a probability of 0.4095, which rounds to 41%, which quite sensibly matches the earlier result.  $\square$ 

#### Quick Quiz 11.9:

In Equation 11.6, are the logarithms base-10, base-2, or base-e? ■

#### Answer:

It does not matter. You will get the same answer no matter what base of logarithms you use because the result is a pure ratio of logarithms. The only constraint is that you use the same base for both the numerator and the denominator.  $\Box$ 

## Quick Quiz 11.10:

Suppose that a bug causes a test failure three times per hour on average. How long must the test run error-free to provide 99.9% confidence that the fix significantly reduced the probability of failure?

#### Answer

We set *n* to 3 and *P* to 99.9 in Equation 11.11, resulting in:

$$T = -\frac{1}{3} \ln \frac{100 - 99.9}{100} = 2.3$$
 (E.9)

If the test runs without failure for 2.3 hours, we can be 99.9% certain that the fix reduced the probability of failure.  $\square$ 

## Quick Quiz 11.11:

Doing the summation of all the factorials and exponentials is a real pain. Isn't there an easier way? ■

## **Answer:**

One approach is to use the open-source symbolic manipulation program named "maxima". Once you have installed this program, which is a part of many Debian-based Linux distributions, you can run it and give the

load(distrib); command followed by any number of bfloat(cdf\_poisson(m,1)); commands, where the m is replaced by the desired value of m and the 1 is replaced by the desired value of  $\lambda$ .

In particular, the bfloat(cdf\_poisson(2,24)); command results in 1.181617112359357b-8, which matches the value given by Equation 11.13.

Alternatively, you can use the rough-and-ready method described in Section 11.6.2.  $\square$ 

## Quick Quiz 11.12:

But wait!!! Given that there has to be *some* number of failures (including the possibility of zero failures), shouldn't the summation shown in Equation 11.13 approach the value 1 as m goes to infinity?

#### Answer:

Indeed it should. And it does.

To see this, note that  $e^{-\lambda}$  does not depend on i, which means that it can be pulled out of the summation as follows:

$$e^{-\lambda} \sum_{i=0}^{\infty} \frac{\lambda^i}{i!}$$
 (E.10)

The remaining summation is exactly the Taylor series for  $e^{\lambda}$ , yielding:

$$e^{-\lambda}e^{\lambda}$$
 (E.11)

The two exponentials are reciprocals, and therefore cancel, resulting in exactly 1, as required.  $\Box$ 

## Quick Quiz 11.13:

How is this approach supposed to help if the corruption affected some unrelated pointer, which then caused the corruption??? ■

#### Answer:

Indeed, that can happen. Many CPUs have hardware-debugging facilities that can help you locate that unrelated pointer. Furthermore, if you have a core dump, you can search the core dump for pointers referencing the corrupted region of memory. You can also look at the data layout of the corruption, and check pointers whose type matches that layout.

You can also step back and test the modules making up your program more intensively, which will likely confine the corruption to the module responsible for it. If this makes the corruption vanish, consider adding additional argument checking to the functions exported from each module.

Nevertheless, this is a hard problem, which is why I used the words "a bit of a dark art".  $\Box$ 

## Quick Quiz 11.14:

But I did the bisection, and ended up with a huge commit. What do I do now? ■

#### Answer:

A huge commit? Shame on you! This is but one reason why you are supposed to keep the commits small.

And that is your answer: Break up the commit into bite-sized pieces and bisect the pieces. In my experience, the act of breaking up the commit is often sufficient to make the bug painfully obvious.

## Quick Quiz 11.15:

Why don't existing conditional-locking primitives provide this spurious-failure functionality? ■

#### Answer:

There are locking algorithms that depend on conditional-locking primitives telling them the truth. For example, if conditional-lock failure signals that some other thread is already working on a given job, spurious failure might cause that job to never get done, possibly resulting in a hang.  $\square$ 

## Quick Quiz 11.16:

That is ridiculous!!! After all, isn't getting the correct answer later than one would like better than getting an incorrect answer??? ■

#### Answer:

This question fails to consider the option of choosing not to compute the answer at all, and in doing so, also fails to consider the costs of computing the answer. For example, consider short-term weather forecasting, for which accurate models exist, but which require large (and expensive) clustered supercomputers, at least if you want to actually run the model faster than the weather.

And in this case, any performance bug that prevents the model from running faster than the actual weather prevents any forecasting. Given that the whole purpose of purchasing the large clustered supercomputers was to forecast weather, if you cannot run the model faster than the weather, you would be better off not running the model at all.

More severe examples may be found in the area of safety-critical real-time computing.  $\Box$ 

E.11. VALIDATION 441

## Quick Quiz 11.17:

But if you are going to put in all the hard work of parallelizing an application, why not do it right? Why settle for anything less than optimal performance and linear scalability?

#### **Answer:**

Although I do heartily salute your spirit and aspirations, you are forgetting that there may be high costs due to delays in the program's completion. For an extreme example, suppose that a 40 % performance shortfall from a single-threaded application is causing one person to die each day. Suppose further that in a day you could hack together a quick and dirty parallel program that ran 50 % faster on an eight-CPU system than the sequential version, but that an optimal parallel program would require four months of painstaking design, coding, debugging, and tuning.

It is safe to say that more than 100 people would prefer the quick and dirty version.  $\Box$ 

## Quick Quiz 11.18:

But what about other sources of error, for example, due to interactions between caches and memory layout?

## Answer:

Changes in memory layout can indeed result in unrealistic decreases in execution time. For example, suppose that a given microbenchmark almost always overflows the L0 cache's associativity, but with just the right memory layout, it all fits. If this is a real concern, consider running your microbenchmark using huge pages (or within the kernel or on bare metal) in order to completely control the memory layout.  $\square$ 

#### **Quick Quiz 11.19:**

Wouldn't the techniques suggested to isolate the code under test also affect that code's performance, particularly if it is running within a larger application? ■

#### **Answer:**

Indeed it might, although in most microbenchmarking efforts you would extract the code under test from the enclosing application. Nevertheless, if for some reason you must keep the code under test within the application, you will very likely need to use the techniques discussed in Section 11.7.6. □

#### Quick Quiz 11.20:

This approach is just plain weird! Why not use means and

standard deviations, like we were taught in our statistics classes?

#### Answer:

Because mean and standard deviation were not designed to do this job. To see this, try applying mean and standard deviation to the following data set, given a 1 % relative error in measurement:

49,548.4 49,549.4 49,550.2 49,550.9 49,550.9 49,551.0 49,551.5 49,552.1 49,899.0 49,899.3 49,899.7 49,899.8 49,900.1 49,900.4 52,244.9 53,333.3 53,333.3 53,706.3 53,706.3 54,084.5

The problem is that mean and standard deviation do not rest on any sort of measurement-error assumption, and they will therefore see the difference between the values near 49,500 and those near 49,900 as being statistically significant, when in fact they are well within the bounds of estimated measurement error.

Of course, it is possible to create a script similar to that in Listing 11.2 that uses standard deviation rather than absolute difference to get a similar effect, and this is left as an exercise for the interested reader. Be careful to avoid divide-by-zero errors arising from strings of identical data values!

#### Quick Quiz 11.21:

But what if all the y-values in the trusted group of data are exactly zero? Won't that cause the script to reject any non-zero value?

#### Answer:

Indeed it will! But if your performance measurements often produce a value of exactly zero, perhaps you need to take a closer look at your performance-measurement code.

Note that many approaches based on mean and standard deviation will have similar problems with this sort of dataset.  $\square$ 

## **E.12** Formal Verification

## Quick Quiz 12.1:

Why is there an unreached statement in locker? After all, isn't this a *full* state-space search? ■

#### Answer:

The locker process is an infinite loop, so control never reaches the end of this process. However, since there are no monotonically increasing variables, Promela is able to model this infinite loop with a small number of states.

#### Quick Quiz 12.2:

What are some Promela code-style issues with this example? ■

#### **Answer:**

There are several:

- 1. The declaration of sum should be moved to within the init block, since it is not used anywhere else.
- 2. The assertion code should be moved outside of the initialization loop. The initialization loop can then be placed in an atomic block, greatly reducing the state space (by how much?).
- 3. The atomic block covering the assertion code should be extended to include the initialization of sum and j, and also to cover the assertion. This also reduces the state space (again, by how much?). □

#### Quick Quiz 12.3:

Is there a more straightforward way to code the do-od statement? ■

## Answer:

Yes. Replace it with if-fi and remove the two break statements. □

## Quick Quiz 12.4:

Why are there atomic blocks at lines 12-21 and lines 44-56, when the operations within those atomic blocks have no atomic implementation on any current production microprocessor? ■

## Answer:

Because those operations are for the benefit of the assertion only. They are not part of the algorithm itself. There is therefore no harm in marking them atomic, and so marking them greatly reduces the state space that must be searched by the Promela model.  $\square$ 

## Quick Quiz 12.5:

Is the re-summing of the counters on lines 24-27 *really* necessary? ■

#### Answer:

Yes. To see this, delete these lines and run the model.

Alternatively, consider the following sequence of steps:

- One process is within its RCU read-side critical section, so that the value of ctr[0] is zero and the value of ctr[1] is two.
- 2. An updater starts executing, and sees that the sum of the counters is two so that the fastpath cannot be executed. It therefore acquires the lock.
- 3. A second updater starts executing, and fetches the value of ctr[0], which is zero.
- 4. The first updater adds one to ctr[0], flips the index (which now becomes zero), then subtracts one from ctr[1] (which now becomes one).
- The second updater fetches the value of ctr[1], which is now one.
- 6. The second updater now incorrectly concludes that it is safe to proceed on the fastpath, despite the fact that the original reader has not yet completed. □

## Quick Quiz 12.6:

But different formal-verification tools are often designed to locate particular classes of bugs. For example, very few formal-verification tools will find an error in the specification. So isn't this "clearly untrustworthy" judgment a bit harsh?

## **Answer:**

It is certainly true that many formal-verification tools are specialized in some way. For example, Promela does not handle realistic memory models (though they can be programmed into Promela [DMD13]), CBMC [CKL04] does not detect probabilistic hangs and deadlocks, and Nidhugg [LSLK14] does not detect bugs involving data nondeterminism. But this means that that these tools cannot be trusted to find bugs that they are not designed to locate.

And therefore people creating formal-verification tools should "tell the truth on the label", clearly calling out what classes of bugs their tools can and cannot detect. Otherwise, the first time a practitioner finds a tool failing

to detect a bug, that practitioner is likely to make extremely harsh and extremely public denunciations of that tool. Yes, yes, there is something to be said for putting your best foot forward, but putting it too far forward without appropriate disclaimers can easily trigger a land mine of negative reaction that your tool might or might not be able to recover from.

You have been warned! □

## Quick Quiz 12.7:

Given that we have two independent proofs of correctness for the QRCU algorithm described herein, and given that the proof of incorrectness covers what is known to be a different algorithm, why is there any room for doubt?

#### Answer

There is always room for doubt. In this case, it is important to keep in mind that the two proofs of correctness preceded the formalization of real-world memory models, raising the possibility that these two proofs are based on incorrect memory-ordering assumptions. Furthermore, since both proofs were constructed by the same person, it is quite possible that they contain a common error. Again, there is always room for doubt.  $\square$ 

## Quick Quiz 12.8:

Yeah, that's just great! Now, just what am I supposed to do if I don't happen to have a machine with 40 GB of main memory??? ■

## **Answer:**

Relax, there are a number of lawful answers to this question:

- 1. Further optimize the model, reducing its memory consumption.
- 2. Work out a pencil-and-paper proof, perhaps starting with the comments in the code in the Linux kernel.
- 3. Devise careful torture tests, which, though they cannot prove the code correct, can find hidden bugs.
- 4. There is some movement towards tools that do model checking on clusters of smaller machines. However, please note that we have not actually used such tools myself, courtesy of some large machines that Paul has occasional access to.
- Wait for memory sizes of affordable systems to expand to fit your problem.

6. Use one of a number of cloud-computing services to rent a large system for a short time period. □

## Quick Quiz 12.9:

Why not simply increment rcu\_update\_flag, and then only increment dynticks\_progress\_counter if the old value of rcu\_update\_flag was zero???

#### **Answer:**

This fails in presence of NMIs. To see this, suppose an NMI was received just after rcu\_irq\_enter() incremented rcu\_update\_flag, but before it incremented dynticks\_progress\_counter. The instance of rcu\_irq\_enter() invoked by the NMI would see that the original value of rcu\_update\_flag was non-zero, and would therefore refrain from incrementing dynticks\_progress\_counter. This would leave the RCU graceperiod machinery no clue that the NMI handler was executing on this CPU, so that any RCU read-side critical sections in the NMI handler would lose their RCU protection.

The possibility of NMI handlers, which, by definition cannot be masked, does complicate this code.  $\Box$ 

## Quick Quiz 12.10:

But if line 7 finds that we are the outermost interrupt, wouldn't we *always* need to increment dynticks\_progress\_counter? ■

#### Answer:

Not if we interrupted a running task! In that case, dynticks\_progress\_counter would have already been incremented by rcu\_exit\_nohz(), and there would be no need to increment it again.  $\square$ 

## Ouick Ouiz 12.11:

Can you spot any bugs in any of the code in this section?

#### Ancwor

Read the next section to see if you were correct.  $\Box$ 

#### Quick Quiz 12.12:

Why isn't the memory barrier in rcu\_exit\_nohz() and rcu\_enter\_nohz() modeled in Promela? ■

## Answer:

Promela assumes sequential consistency, so it is not necessary to model memory barriers. In fact, one must instead explicitly model lack of memory barriers, for example, as shown in Listing 12.13 on page 198. □

## Quick Quiz 12.13:

Isn't it a bit strange to model rcu\_exit\_nohz() followed by rcu\_enter\_nohz()? Wouldn't it be more natural to instead model entry before exit? ■

#### Answer:

It probably would be more natural, but we will need this particular order for the liveness checks that we will add later.  $\square$ 

#### **Quick Quiz 12.14:**

Wait a minute! In the Linux kernel, both dynticks\_progress\_counter and rcu\_dyntick\_snapshot are per-CPU variables. So why are they instead being modeled as single global variables?

#### Answer:

Because the grace-period code processes each CPU's dynticks\_progress\_counter and rcu\_dyntick\_snapshot variables separately, we can collapse the state onto a single CPU. If the grace-period code were instead to do something special given specific values on specific CPUs, then we would indeed need to model multiple CPUs. But fortunately, we can safely confine ourselves to two CPUs, the one running the grace-period processing and the one entering and leaving dynticks-idle mode.

#### Quick Quiz 12.15:

Given there are a pair of back-to-back changes to gp\_state on lines 25 and 26, how can we be sure that line 25's changes won't be lost? ■

#### Answer:

Recall that Promela and spin trace out every possible sequence of state changes. Therefore, timing is irrelevant: Promela/spin will be quite happy to jam the entire rest of the model between those two statements unless some state variable specifically prohibits doing so.  $\square$ 

## Quick Quiz 12.16:

But what would you do if you needed the statements in a single EXECUTE\_MAINLINE() group to execute non-atomically? ■

#### Answer:

The easiest thing to do would be to put each such statement in its own EXECUTE\_MAINLINE() statement. □

#### Quick Quiz 12.17:

But what if the dynticks\_nohz() process had "if" or

"do" statements with conditions, where the statement bodies of these constructs needed to execute non-atomically?



#### Answer:

One approach, as we will see in a later section, is to use explicit labels and "goto" statements. For example, the construct:

```
if
:: i == 0 -> a = -1;
:: else -> a = -2;
fi;
```

could be modeled as something like:

```
EXECUTE_MAINLINE(stmt1,
   if
     :: i == 0 -> goto stmt1_then;
     :: else -> goto stmt1_else;
   fi)
stmt1_then: skip;
EXECUTE_MAINLINE(stmt1_then1, a = -1; goto stmt1_end)
stmt1_else: skip;
EXECUTE_MAINLINE(stmt1_then1, a = -2)
stmt1 end: skip;
```

However, it is not clear that the macro is helping much in the case of the "if" statement, so these sorts of situations will be open-coded in the following sections.

## Quick Quiz 12.18:

Why are lines 45 and 46 (the in\_dyntick\_irq = 0; and the i++;) executed atomically?

## Answer:

These lines of code pertain to controlling the model, not to the code being modeled, so there is no reason to model them non-atomically. The motivation for modeling them atomically is to reduce the size of the state space.

## Quick Quiz 12.19:

What property of interrupts is this dynticks\_irq() process unable to model? ■

#### Answer

One such property is nested interrupts, which are handled in the following section.  $\Box$ 

## Quick Quiz 12.20:

Does Paul *always* write his code in this painfully incremental manner?

#### Answer:

Not always, but more and more frequently. In this case, Paul started with the smallest slice of code that included an interrupt handler, because he was not sure how best to model interrupts in Promela. Once he got that working, he added other features. (But if he was doing it again, he would start with a "toy" handler. For example, he might have the handler increment a variable twice and have the mainline code verify that the value was always even.)

Why the incremental approach? Consider the following, attributed to Brian W. Kernighan:

Debugging is twice as hard as writing the code in the first place. Therefore, if you write the code as cleverly as possible, you are, by definition, not smart enough to debug it.

This means that any attempt to optimize the production of code should place at least 66% of its emphasis on optimizing the debugging process, even at the expense of increasing the time and effort spent coding. Incremental coding and testing is one way to optimize the debugging process, at the expense of some increase in coding effort. Paul uses this approach because he rarely has the luxury of devoting full days (let alone weeks) to coding and debugging.  $\square$ 

## Quick Quiz 12.21:

But what happens if an NMI handler starts running before an IRQ handler completes, and if that NMI handler continues running until a second IRQ handler starts?

#### Answer:

This cannot happen within the confines of a single CPU. The first IRQ handler cannot complete until the NMI handler returns. Therefore, if each of the dynticks and dynticks\_nmi variables have taken on an even value during a given time interval, the corresponding CPU really was in a quiescent state at some time during that interval.

#### Quick Quiz 12.22:

This is still pretty complicated. Why not just have a cpumask\_t that has a bit set for each CPU that is in dyntick-idle mode, clearing the bit when entering an IRQ or NMI handler, and setting it upon exit?

## Answer:

Although this approach would be functionally correct, it would result in excessive IRQ entry/exit overhead on large machines. In contrast, the approach laid out in this section allows each CPU to touch only per-CPU data on IRQ and NMI entry/exit, resulting in much lower IRQ entry/exit overhead, especially on large machines.  $\Box$ 

## Quick Quiz 12.23:

But x86 has strong memory ordering! Why would you need to formalize its memory model? ■

#### **Answer:**

Actually, academics consider the x86 memory model to be weak because it can allow prior stores to be reordered with subsequent loads. From an academic viewpoint, a strong memory model is one that allows absolutely no reordering, so that all threads agree on the order of all operations visible to them.  $\Box$ 

## Quick Quiz 12.24:

Why does line 8 of Listing 12.24 initialize the registers? Why not instead initialize them on lines 4 and 5? ■

#### Answer

Either way works. However, in general, it is better to use initialization than explicit instructions. The explicit instructions are used in this example to demonstrate their use. In addition, many of the litmus tests available on the tool's web site (http://www.cl.cam.ac.uk/~pes20/ppcmem/) were automatically generated, which generates explicit initialization instructions.

## Quick Quiz 12.25:

But whatever happened to line 17 of Listing 12.24, the one that is the Fail: label? ■

## **Answer:**

The implementation of powerpc version of atomic\_add\_return() loops when the stwcx instruction fails, which it communicates by setting non-zero status in the condition-code register, which in turn is tested by the bne instruction. Because actually modeling the loop would result in state-space explosion, we instead branch to the Fail: label, terminating the model with the initial value of 2 in P0's r3 register, which will not trigger the exists assertion.

There is some debate about whether this trick is universally applicable, but I have not seen an example where it fails.  $\square$ 

## Quick Quiz 12.26:

Does the ARM Linux kernel have a similar bug? ■

## Answer:

ARM does not have this particular bug because that it places smp\_mb() before and after the atomic\_add\_return() function's assembly-language implementation. PowerPC no longer has this bug; it has long since been

fixed. Finding any other bugs that the Linux kernel might have is left as an exercise for the reader.  $\Box$ 

#### Ouick Ouiz 12.27:

Given the groundbreaking nature of the various verifiers used in the SEL4 project, why doesn't this chapter cover them in more depth? ■

#### Answer:

There can be no doubt that the verifiers used by the SEL4 project are quite capable. However, it has been only in the past couple of years (as of 2017) that SEL4 has been anything other than a single-CPU project. And although SEL4 is starting to gain multi-processor capabilities, it is currently using very coarse-grained locking that is similar to the Linux kernel's old Big Kernel Lock (BKL). There will hopefully come a day when it makes sense to add SEL4's verifiers to a book on parallel programming, but unfortunately, this is not yet that day. □

## Quick Quiz 12.28:

Why bother with a separate filter command on line 28 of Listing 12.30 instead of just adding the condition to the exists clause? And wouldn't it be simpler to use xchg\_acquire() instead of cmpxchg\_acquire()?

#### **Answer:**

The filter clause causes the herd tool to discard executions at an earlier stage of processing than does the exists clause, which provides significant speedups.

**Table E.2:** Emulating Locking: Performance Comparison (s)

		cmpxchg_acquire()		xchg_acquire()	
#	Lock	filter	exists	filter	exists
2	0.004	0.022	0.039	0.027	0.058
3	0.041	0.743	1.653	0.968	3.203
4	0.374	59.565	151.962	74.818	500.96
5	4.905				

As for xchg\_acquire(), this atomic operation will do a write whether or not lock acquisition succeeds, which means that a model using xchg\_acquire() will have more operations than one using cmpxchg\_acquire(), which won't do a write in the failed-acquisition case. More writes means more combinatorial to explode, as shown in Table E.2 (C-SB+1-0-0-u+1-0-0-\*u.litmus, C-SB+1-0-0-u+-C.litmus, C-SB+1-0-0-u+-CE.

litmus, C-SB+l-o-o-u+l-o-o-u\*-X.litmus, and C-SB+l-o-o-u+l-o-o-u\*-XE.litmus). This table clearly shows that cmpxchg\_acquire() outperforms xchg\_acquire() and that use of the filter clause outperforms use of the exists clause.  $\Box$ 

## Quick Quiz 12.29:

How do we know that the MTBFs of known bugs is a good estimate of the MTBFs of bugs that have not yet been located? ■

#### Answer:

We don't, but it does not matter.

To see this, note that the 7% figure only applies to injected bugs that were subsequently located: It necessarily ignores any injected bugs that were never found. Therefore, the MTBF statistics of known bugs is likely to be a good approximation of that of the injected bugs that are subsequently located.

A key point in this whole section is that we should be more concerned about bugs that inconvenience users than about other bugs that never actually manifest. This of course is *not* to say that we should completely ignore bugs that have not yet inconvenienced users, just that we should properly prioritize our efforts so as to fix the most important and urgent bugs first.  $\square$ 

## Quick Quiz 12.30:

But the formal-verification tools should immediately find all the bugs introduced by the fixes, so why is this a problem?

## Answer:

It is a problem because real-world formal-verification tools (as opposed to those that exist only in the imaginations of the more vociferous proponents of formal verification) are not omniscient, and thus are only able to locate certain types of bugs. For but one example, formal-verification tools are unlikely to spot a bug corresponding to an omitted assertion or, equivalently, a bug corresponding to an omitted portion of the specification.

#### Quick Quiz 12.31:

How would testing stack up in the scorecard shown in Table 12.4? ■

#### Answer:

It would be blue all the way down, with the possible exception of the third row (overhead) which might well

be marked down for testing's difficulty finding improbable bugs.

On the other hand, improbable bugs are often also irrelevant bugs, so your mileage may vary.

Much depends on the size of your installed base. If your code is only ever going to run on (say) 10,000 systems, Murphy can actually be a really nice guy. Everything that can go wrong, will. Eventually. Perhaps in geologic time.

But if your code is running on 20 billion systems, Murphy can be a real jerk! Everything that can go wrong, will, and it can go wrong really quickly!!!

## Quick Quiz 12.32:

But shouldn't sufficiently low-level software be for all intents and purposes immune to being exploited by black hats?

#### **Answer:**

Unfortunately, no.

At one time, Paul E. McKenny felt that Linux-kernel RCU was immune to such exploits, but the advent of Row Hammer showed him otherwise. After all, if the black hats can hit the system's DRAM, they can hit RCU.

## Quick Quiz 12.33:

In light of the full verification of the L4 microkernel, isn't this limited view of formal verification just a little bit obsolete?

#### **Answer:**

Unfortunately, no.

The first full verification of the L4 microkernel was a tour de force, with a large number of Ph.D. students hand-verifying code at a very slow per-student rate. This level of effort could not be applied to most software projects because the rate of change is just too great. Furthermore, although the L4 microkernel is a large software artifact from the viewpoint of formal verification, it is tiny compared to a great number of projects, including LLVM, GCC, the Linux kernel, Hadoop, MongoDB, and a great many others. In addition, this verification did have limits, as the researchers freely admit, to their credit: https://wiki.sel4.systems/FrequentlyAskedQuestions#Does\_seL4\_have\_zero\_bugs.3F.

Although formal verification is finally starting to show some promise, including more-recent L4 verifications involving greater levels of automation, it currently has no chance of completely displacing testing in the foreseeable future. And although I would dearly love to be proven wrong on this point, please note that such a proof will be in the form of a real tool that verifies real software, not in the form of a large body of rousing rhetoric.  $\Box$ 

## **E.13** Putting It All Together

## Quick Quiz 13.1:

Why not implement reference-acquisition using a simple compare-and-swap operation that only acquires a reference if the reference counter is non-zero?

#### Answer:

Although this can resolve the race between the release of the last reference and acquisition of a new reference, it does absolutely nothing to prevent the data structure from being freed and reallocated, possibly as some completely different type of structure. It is quite likely that the "simple compare-and-swap operation" would give undefined results if applied to the differently typed structure.

In short, use of atomic operations such as compare-and-swap absolutely requires either type-safety or existence guarantees.  $\square$ 

## Quick Quiz 13.2:

Why isn't it necessary to guard against cases where one CPU acquires a reference just after another CPU releases the last reference?

#### Answer:

Because a CPU must already hold a reference in order to legally acquire another reference. Therefore, if one CPU releases the last reference, there cannot possibly be any CPU that is permitted to acquire a new reference. This same fact allows the non-atomic check in line 22 of Listing 13.2.  $\square$ 

## Quick Quiz 13.3:

Suppose that just after the atomic\_sub\_and\_test() on line 22 of Listing 13.2 is invoked, that some other CPU invokes kref\_get(). Doesn't this result in that other CPU now having an illegal reference to a released object?

## Answer:

This cannot happen if these functions are used correctly. It is illegal to invoke kref\_get() unless you already hold a reference, in which case the kref\_sub() could not possibly have decremented the counter to zero.

#### Quick Quiz 13.4:

Suppose that kref\_sub() returns zero, indicating that

the release() function was not invoked. Under what conditions can the caller rely on the continued existence of the enclosing object?

#### Answer:

The caller cannot rely on the continued existence of the object unless it knows that at least one reference will continue to exist. Normally, the caller will have no way of knowing this, and must therefore carefully avoid referencing the object after the call to kref\_sub().  $\square$ 

## Quick Quiz 13.5:

Why not just pass kfree() as the release function? ■

#### Answer:

Because the kref structure normally is embedded in a larger structure, and it is necessary to free the entire structure, not just the kref field. This is normally accomplished by defining a wrapper function that does a container\_of() and then a kfree().

#### Quick Quiz 13.6:

Why can't the check for a zero reference count be made in a simple "if" statement with an atomic increment in its "then" clause?

## Answer:

Suppose that the "if" condition completed, finding the reference counter value equal to one. Suppose that a release operation executes, decrementing the reference counter to zero and therefore starting cleanup operations. But now the "then" clause can increment the counter back to a value of one, allowing the object to be used after it has been cleaned up.  $\square$ 

## Quick Quiz 13.7:

An atomic\_read() and an atomic\_set() that are non-atomic? Is this some kind of bad joke??? ■

#### **Answer:**

It might well seem that way, but in situations where no other CPU has access to the atomic variable in question, the overhead of an actual atomic instruction would be wasteful. Two examples where no other CPU has access are during initialization and cleanup.  $\Box$ 

## Quick Quiz 13.8:

Why on earth did we need that global lock in the first place?  $\blacksquare$ 

#### Answer:

A given thread's \_\_thread variables vanish when that

thread exits. It is therefore necessary to synchronize any operation that accesses other threads' \_\_thread variables with thread exit. Without such synchronization, accesses to \_\_thread variable of a just-exited thread will result in segmentation faults. □

#### Quick Quiz 13.9:

Just what is the accuracy of read count(), anyway? ■

#### Answer:

Refer to Listing 5.5 on Page 43. Clearly, if there are no concurrent invocations of inc\_count(), read\_count() will return an exact result. However, if there *are* concurrent invocations of inc\_count(), then the sum is in fact changing as read\_count() performs its summation. That said, because thread creation and exit are excluded by final\_mutex, the pointers in counterp remain constant.

Let's imagine a mythical machine that is able to take an instantaneous snapshot of its memory. Suppose that this machine takes such a snapshot at the beginning of read\_count()'s execution, and another snapshot at the end of read\_count()'s execution. Then read\_count() will access each thread's counter at some time between these two snapshots, and will therefore obtain a result that is bounded by those of the two snapshots, inclusive. The overall sum will therefore be bounded by the pair of sums that would have been obtained from each of the two snapshots (again, inclusive).

The expected error is therefore half of the difference between the pair of sums that would have been obtained from each of the two snapshots, that is to say, half of the execution time of read\_count() multiplied by the number of expected calls to inc\_count() per unit time.

Or, for those who prefer equations:

$$\epsilon = \frac{T_{\rm r}R_{\rm i}}{2} \tag{E.12}$$

where  $\epsilon$  is the expected error in read\_count()'s return value,  $T_r$  is the time that read\_count() takes to execute, and  $R_i$  is the rate of inc\_count() calls per unit time. (And of course,  $T_r$  and  $R_i$  should use the same units of time: microseconds and calls per microsecond, seconds and calls per second, or whatever, as long as they are the same units.)  $\square$ 

#### **Quick Quiz 13.10:**

Hey!!! Line 46 of Listing 13.5 modifies a value in a pre-existing countarray structure! Didn't you say that

this structure, once made available to read\_count(), remained constant??? ■

#### Answer:

Indeed I did say that. And it would be possible to make count\_register\_thread() allocate a new structure, much as count\_unregister\_thread() currently does.

But this is unnecessary. Recall the derivation of the error bounds of read\_count() that was based on the snapshots of memory. Because new threads start with initial counter values of zero, the derivation holds even if we add a new thread partway through read\_count()'s execution. So, interestingly enough, when adding a new thread, this implementation gets the effect of allocating a new structure, but without actually having to do the allocation.  $\square$ 

## Quick Quiz 13.11:

Wow! Listing 13.5 contains 69 lines of code, compared to only 42 in Listing 5.5. Is this extra complexity really worth it? ■

#### **Answer:**

This of course needs to be decided on a case-by-case basis. If you need an implementation of read\_count() that scales linearly, then the lock-based implementation shown in Listing 5.5 simply will not work for you. On the other hand, if calls to count\_read() are sufficiently rare, then the lock-based version is simpler and might thus be better, although much of the size difference is due to the structure definition, memory allocation, and NULL return checking.

Of course, a better question is "Why doesn't the language implement cross-thread access to \_\_thread variables?" After all, such an implementation would make both the locking and the use of RCU unnecessary. This would in turn enable an implementation that was even simpler than the one shown in Listing 5.5, but with all the scalability and performance benefits of the implementation shown in Listing 13.5!  $\square$ 

## Quick Quiz 13.12:

But cant't the approach shown in Listing 13.9 result in extra cache misses, in turn resulting in additional readside overhead?

## **Answer:**

Indeed it can.

One way to avoid this cache-miss overhead is shown in Listing E.6: Simply embed an instance of a

Listing E.6: Localized Correlated Measurement Fields

```
1 struct measurement {
2   double meas_1;
3   double meas_2;
4   double meas_3;
5 };
6
7 struct animal {
8   char name[40];
9   double age;
10   struct measurement *mp;
11   struct measurement meas;
12   char photo[0]; /* large bitmap. */
13 };
```

measurement structure named meas into the animal structure, and point the ->mp field at this ->meas field.

Measurement updates can then be carried out as follows:

- Allocate a new measurement structure and place the new measurements into it.
- 2. Use rcu\_assign\_pointer() to point ->mp to this new structure.
- 3. Wait for a grace period to elapse, for example using either synchronize\_rcu() or call\_rcu().
- 4. Copy the measurements from the new measurement structure into the embedded ->meas field.
- Use rcu\_assign\_pointer() to point ->mp back to the old embedded ->meas field.
- 6. After another grace period elapses, free up the new measurement structure.

This approach uses a heavier weight update procedure to eliminate the extra cache miss in the common case. The extra cache miss will be incurred only while an update is actually in progress.

## Quick Quiz 13.13:

But how does this scan work while a resizable hash table is being resized? In that case, neither the old nor the new hash table is guaranteed to contain all the elements in the hash table!

## **Answer:**

True, resizable hash tables as described in Section 10.4 cannot be fully scanned while being resized. One simple way around this is to acquire the hashtab structure's -> ht\_lock while scanning, but this prevents more than one scan from proceeding concurrently.

Another approach is for updates to mutate the old hash table as well as the new one while resizing is in progress. This would allow scans to find all elements in the old hash table. Implementing this is left as an exercise for the reader.  $\square$ 

# **E.14** Advanced Synchronization

## Quick Quiz 14.1:

But what about battery-powered systems? They don't require energy flowing into the system as a whole. ■

#### Answer:

Sooner or later, either the battery must be recharged, which requires energy to flow into the system, or the system will stop operating.

## Quick Quiz 14.2:

But given the results from queueing theory, won't low utilization merely improve the average response time rather than improving the worst-case response time? And isn't worst-case response time all that most real-time systems really care about?

#### **Answer:**

Yes, but ...

Those queueing-theory results assume infinite "calling populations", which in the Linux kernel might correspond to an infinite number of tasks. As of mid-2016, no real system supports an infinite number of tasks, so results assuming infinite calling populations should be expected to have less-than-infinite applicability.

Other queueing-theory results have *finite* calling populations, which feature sharply bounded response times [HL86]. These results better model real systems, and these models do predict reductions in both average and worst-case response times as utilizations decrease. These results can be extended to model concurrent systems that use synchronization mechanisms such as locking [Bra11].

In short, queueing-theory results that accurately describe real-world real-time systems show that worst-case response time decreases with decreasing utilization.

## Quick Quiz 14.3:

Formal verification is already quite capable, benefiting from decades of intensive study. Are additional advances *really* required, or is this just a practitioner's excuse to

continue to be lazy and ignore the awesome power of formal verification? ■

#### Answer:

Perhaps this situation is just a theoretician's excuse to avoid diving into the messy world of real software? Perhaps more constructively, the following advances are required:

- Formal verification needs to handle larger software artifacts. The largest verification efforts have been for systems of only about 10,000 lines of code, and those have been verifying much simpler properties than real-time latencies.
- Hardware vendors will need to publish formal timing guarantees. This used to be common practice back when hardware was much simpler, but today's complex hardware results in excessively complex expressions for worst-case performance. Unfortunately, energy-efficiency concerns are pushing vendors in the direction of even more complexity.
- 3. Timing analysis needs to be integrated into development methodologies and IDEs.

All that said, there is hope, given recent work formalizing the memory models of real computer systems [AMP+11, AKNT13]. □

## Quick Quiz 14.4:

Differentiating real-time from non-real-time based on what can "be achieved straightforwardly by non-real-time systems and applications" is a travesty! There is absolutely no theoretical basis for such a distinction!!! Can't we do better than that???

#### Answer:

This distinction is admittedly unsatisfying from a strictly theoretical perspective. But on the other hand, it is exactly what the developer needs in order to decide whether the application can be cheaply and easily developed using standard non-real-time approaches, or whether the more difficult and expensive real-time approaches are required. In other words, theory is quite important, however, for those of us who like to get things done, theory supports practice, never the other way around.  $\square$ 

## Quick Quiz 14.5:

But if you only allow one reader at a time to read-acquire a reader-writer lock, isn't that the same as an exclusive lock???

#### Answer:

Indeed it is, other than the API. And the API is important because it allows the Linux kernel to offer real-time capabilities without having the -rt patchset grow to ridiculous sizes.

However, this approach clearly and severely limits read-side scalability. The Linux kernel's -rt patchset has been able to live with this limitation for several reasons: (1) Real-time systems have traditionally been relatively small, (2) Real-time systems have generally focused on process control, thus being unaffected by scalability limitations in the I/O subsystems, and (3) Many of the Linux kernel's reader-writer locks have been converted to RCU.

All that aside, it is quite possible that the Linux kernel will some day permit limited read-side parallelism for reader-writer locks subject to priority boosting.

## Quick Quiz 14.6:

Suppose that preemption occurs just after the load from t->rcu\_read\_unlock\_special.s on line 17 of Listing 14.2. Mightn't that result in the task failing to invoke rcu\_read\_unlock\_special(), thus failing to remove itself from the list of tasks blocking the current grace period, in turn causing that grace period to extend indefinitely?

## Answer:

That is a real problem, and it is solved in RCU's scheduler hook. If that scheduler hook sees that the value of t-> rcu\_read\_lock\_nesting is negative, it invokes rcu\_read\_unlock\_special() if needed before allowing the context switch to complete.  $\square$ 

## Quick Quiz 14.7:

But isn't correct operation despite fail-stop bugs a valuable fault-tolerance property? ■

#### **Answer:**

Yes and no.

Yes in that non-blocking algorithms can provide fault tolerance in the face of fail-stop bugs, but no in that this is grossly insufficient for practical fault tolerance. For example, suppose you had a wait-free queue, and further suppose that a thread has just dequeued an element. If that thread now succumbs to a fail-stop bug, the element it has just dequeued is effectively lost. True fault tolerance requires way more than mere non-blocking properties, and is beyond the scope of this book. □

## Quick Quiz 14.8:

I couldn't help but spot the word "includes" before this list. Are there other constraints? ■

#### **Answer:**

Indeed there are, and lots of them. However, they tend to be specific to a given situation, and many of them can be thought of as refinements of some of the constraints listed above. For example, the many constraints on choices of data structure will help meeting the "Bounded time spent in any given critical section" constraint.

## Quick Quiz 14.9:

Given that real-time systems are often used for safety-critical applications, and given that runtime memory allocation is forbidden in many safety-critical situations, what is with the call to malloc()??? ■

#### **Answer:**

In early 2016, situations forbidding runtime memory were also not so excited with multithreaded computing. So the runtime memory allocation is not an additional obstacle to safety criticality.

## Quick Quiz 14.10:

Don't you need some kind of synchronization to protect update\_cal()? ■

## **Answer:**

Indeed you do, and you could use any of a number of techniques discussed earlier in this book.  $\Box$ 

# E.15 Advanced Synchronization: Memory Ordering

## Quick Quiz 15.1:

The compiler can also reorder Thread P0()'s and Thread P1()'s memory accesses in Listing 15.1, right? ■

## **Answer:**

In general, compiler optimizations carry out more extensive and profound reorderings than CPUs can. However, in this case, the volatile accesses in READ\_ONCE() and WRITE\_ONCE() prevent the compiler from reordering. And also from doing much else as well, so the examples in this section will be making heavy use of READ\_ONCE() and WRITE\_ONCE(). See Section 15.3 for more detail on the need for READ\_ONCE() and WRITE\_ONCE().

## Quick Quiz 15.2:

But wait!!! On row 2 of Table 15.1 both x0 and x1 each have two values at the same time, namely zero and two. How can that possibly work???

#### Answer:

There is an underlying cache-coherence protocol that straightens things out, which are discussed in Appendix C.2. But if you think that a given variable having two values at the same time is surprising, just wait until you get to Section 15.2.1! □

#### Quick Quiz 15.3:

But don't the values also need to be flushed from the cache to main memory?

#### Answer:

Perhaps surprisingly, not necessarily! On some systems, if the two variables are being used heavily, they might be bounced back and forth between the CPUs' caches and never land in main memory.

#### Quick Quiz 15.4:

The rows in Table 15.3 seem quite random and confused. Whatever is the conceptual basis of this table??? ■

#### **Answer:**

The rows correspond roughly to hardware mechanisms of increasing power and overhead.

The WRITE\_ONCE() row captures the fact that accesses to a single variable are always fully ordered, as indicated by the "SV" column. Note that all other operations providing ordering against accesses to multiple variables also provide this same-variable ordering.

The READ\_ONCE() row captures the fact that (as of 2017) compilers and CPUs do not indulge in user-visible speculative stores, so that any store whose address, data, or execution depends on a prior load will happen after that load completes. At least assuming that these dependencies have been constructed carefully as described in Sections 15.3.2 and 15.3.3.

The "Unsuccessful RMW operation" row captures the fact that even an unsuccessful RMW has done a read, and that read is every bit as good as a READ\_ONCE().

The smp\_read\_barrier\_depends() row captures the fact that, with the notable exception of DEC Alpha, compilers and CPUs do not indulge in user-visible breakage of address dependencies, again assuming that these dependencies have been constructed carefully as described in Section 15.3.2.

The \*\_dereference() row captures the address and data dependency ordering provided by lockless\_dereference(), rcu\_dereference(), and friends.

The "Successful \*\_acquire()" row captures the fact that many CPUs have special "acquire" forms of loads and of atomic RMW instructions, and that many other CPUs have light-weight memory-barrier instructions that order prior loads against subsequent loads and stores.

The "Successful \*\_release()" row captures the fact that many CPUs have special "release" forms of stores and of atomic RMW instructions, and that many other CPUs have light-weight memory-barrier instructions that order prior loads and stores against subsequent stores.

The smp\_rmb() row captures the fact that many CPUs have light-weight memory-barrier instructions that order prior loads against subsequent loads. Similarly, the smp\_wmb() row captures the fact that many CPUs have light-weight memory-barrier instructions that order prior stores against subsequent stores.

None of the ordering operations thus far require prior stores to be ordered against subsequent loads, which means that these operations need not interfere with store buffers, whose main purpose in life is in fact to reorder prior stores against subsequent loads. The light-weight nature of these operations is precisely due to their policy of store-buffer non-interference. However, as noted earlier, it is sometimes necessary to interfere with the store buffer in order to prevent prior stores from being reordered against later stores, which brings us to the remaining rows in this table.

The smp\_mb() row corresponds to the full memory barrier available on most platforms, with Itanium being the exception that proves the rule.

The "Successful full-strength non-void RMW" row captures the fact that on some platforms (such as x86) atomic RMW instructions provide full ordering both before and after. The Linux kernel therefore requires that full-strength non-void atomic RMW operations provide full ordering in cases where these operations succeed. (Full-strength atomic RMW operation's names do not end in \_relaxed, \_acquire, or \_release.)

However, the Linux kernel does not require that void atomic RMW operations provide any ordering whatso-ever, with the canonical example being atomic\_inc(). Therefore, these operations, along with failing non-void atomic RMW operations may be preceded by smp\_mb\_\_before\_atomic() and followed by smp\_mb\_\_after\_atomic() to provide full ordering for any accesses preceding or following both. No ordering need be provided

for accesses between the smp\_mb\_\_before\_atomic()
(or, similarly, the smp\_mb\_\_after\_atomic()) and the atomic RMW operation, as indicated by the "a" entries on the smp\_mb\_\_before\_atomic() and smp\_mb\_\_
after\_atomic() rows of the table.

In short, any randomness in the table is due to the properties of the underlying hardware, which are constrained by nothing other than the laws of physics, as was explained back in Chapter 3. □

#### **Quick Quiz 15.5:**

Why is Table 15.3 missing smp\_mb\_\_after\_unlock\_lock() and smp\_mb\_\_after\_spinlock()? ■

#### Answer:

These two primitives are rather specialized, and at present seem difficult to fit into Table 15.3. The smp\_mb\_\_after\_unlock\_lock() primitive is intended to be placed immediately after a lock acquisition, and ensures that all CPUs see all accesses in prior critical sections as happening before all accesses following the smp\_mb\_\_after\_unlock\_lock() and also before all accesses in later critical sections. Here "all CPUs" includes those CPUs not holding that lock, and "prior critical sections" includes all prior critical sections for the lock in question as well as all prior critical sections for all other locks that were released by the same CPU that executed the smp\_mb\_\_after\_unlock\_lock().

The smp\_mb\_\_after\_spinlock() provides the same guarantees as does smp\_mb\_\_after\_unlock\_lock(), but also provides additional visibility guarantees for other accesses performed by the CPU that executed the smp\_mb\_\_after\_spinlock(). Given any store S performed prior to any earlier lock acquisition and any load L performed after the smp\_mb\_\_after\_spinlock(), all CPUs will see S as happening before L. In other words, if a CPU performs a store S, acquires a lock, executes an smp\_mb\_\_after\_spinlock(), then performs a load L, all CPUs will see S as happening before L. \Box

#### **Quick Quiz 15.6:**

But how can I know that a given project can be designed and coded within the confines of these rules of thumb?

## Answer:

Much of the purpose of the remainder of this chapter is to answer exactly that question!  $\Box$ 

#### Ouick Ouiz 15.7:

How can you tell which memory barriers are strong enough for a given use case? ■

#### Answer:

Ah, that is a deep question whose answer requires most of the rest of this chapter.  $\Box$ 

## Quick Quiz 15.8:

What assumption is the code fragment in Listing 15.3 making that might not be valid on real hardware? ■

#### **Answer:**

The code assumes that as soon as a given CPU stops seeing its own value, it will immediately see the final agreed-upon value. On real hardware, some of the CPUs might well see several intermediate results before converging on the final value. The actual code used to produce the data in the figures discussed later in this section was therefore somewhat more complex.  $\square$ 

## Quick Quiz 15.9:

How could CPUs possibly have different views of the value of a single variable *at the same time?* ■

## **Answer:**

As discussed in Section 15.1.1, many CPUs have store buffers that record the values of recent stores, which do not become globally visible until the corresponding cache line makes its way to the CPU. Therefore, it is quite possible for each CPU to see a different value for a given variable at a single point in time—and for main memory to hold yet another value. One of the reasons that memory barriers were invented was to allow software to deal gracefully with situations like this one.  $\square$ 

#### Quick Quiz 15.10:

Why do CPUs 2 and 3 come to agreement so quickly, when it takes so long for CPUs 1 and 4 to come to the party? ■

## **Answer:**

CPUs 2 and 3 are a pair of hardware threads on the same core, sharing the same cache hierarchy, and therefore have very low communications latencies. This is a NUMA, or, more accurately, a NUCA effect.

This leads to the question of why CPUs 2 and 3 ever disagree at all. One possible reason is that they each might have a small amount of private cache in addition to a larger shared cache. Another possible reason is instruction reordering, given the short 10-nanosecond duration of the disagreement and the total lack of memory-ordering operations in the code fragment.  $\square$ 

## Quick Quiz 15.11:

But why make load-load reordering visible to the user? Why not just use speculative execution to allow execution to proceed in the common case where there are no intervening stores, in which case the reordering cannot be visible anyway?

#### Answer:

They can and many do, otherwise systems containing strongly ordered CPUs would be slow indeed. However, speculative execution does have its downsides, especially if speculation must be rolled back frequently, and especially on battery-powered systems. But perhaps future systems will be able to overcome these disadvantages. Until then, we can expect vendors to continue producing weakly ordered CPUs.  $\square$ 

## Quick Quiz 15.12:

Why should strongly ordered systems pay the performance price of unnecessary smp\_rmb() and smp\_wmb() invocations? Shouldn't weakly ordered systems shoulder the full cost of their misordering choices???

#### **Answer:**

That is in fact exactly what happens. On strongly ordered systems, smp\_rmb() and smp\_wmb() emit no instructions, but instead just constrain the compiler. Thus, in this case, weakly ordered systems do in fact shoulder the full cost of their memory-ordering choices.

#### Ouick Ouiz 15.13:

But how do we know that *all* platforms really avoid triggering the exists clauses in Listings 15.10 and 15.11?

## Answer:

Answering this requires identifying three major groups of platforms: (1) Total-store-order (TSO) platforms, (2) Weakly ordered platorms, and (3) DEC Alpha.

The TSO platforms order all pairs of memory references except for prior stores against later loads. Because the address dependency on lines 21 and 22 of Listing 15.10 is instead a load followed by another load, TSO platforms preserve this address dependency. They also preserve the address dependency on lines 20 and 21 of Listing 15.11 because this is a load followed by a store. Because address dependencies must start with a load, TSO platforms implicitly but completely respect them.

Weakly ordered platforms don't necessarily maintain ordering of unrelated accesses. However, the address dependencies in Listings 15.10 and 15.11 are not unrelated:

There is an address dependency. The hardware tracks dependencies and maintains the needed ordering.

There is one (famous) exception to this rule for weakly ordered platforms, and that exception is DEC Alpha for load-to-load address dependencies. And this is why DEC Alpha requires the explicit memory barrier supplied for it by the lockless\_dereference() on line 21 of Listing 15.10. However, DEC Alpha does track load-to-store address dependencies, which is why line 20 of Listing 15.11 does not have a lockless\_dereference().

To sum up, current platforms either respect address dependencies implicitly, as is the case for TSO platforms (x86, mainframe, SPARC, ...), have hardware tracking for address dependencies (ARM, PowerPC, MIPS, ...), or have the required memory barriers supplied by lockless\_dereference() (DEC Alpha).  $\square$ 

## Quick Quiz 15.14:

SP, MP, LB, and now S. Where do all these litmus-test abbreviations come from and how can anyone keep track of them? ■

## Answer:

The best scorecard is the infamous test6.pdf [SSA+11]. Unfortunately, not all of the abbreviations have catchy expansions like SB (store buffering), MP (message passing), and LB (load buffering), but at least the list of abbreviations is available. □

#### Quick Quiz 15.15:

Why doesn't line 18 of Listing 15.12 need a lockless\_dereference()?■

## Answer:

Data dependencies are always load-to-store dependencies, and so all platforms respect them, even DEC Alpha, and for the same reasons that they respect load-to-store address dependencies.  $\square$ 

#### Quick Quiz 15.16:

But wait!!! Line 18 of Listing 15.12 uses READ\_ONCE(), which marks the load as volatile, which means that the compiler absolutely must emit the load instruction even if the value is later multiplied by zero. So do you really need to work so hard to keep the compiler from breaking your data dependencies?

#### Answer

Yes, the compiler absolutely must emit a load instruction for a volatile load. But if you multiply the value loaded by zero, the compiler is well within its rights to substitute a constant zero for the result of that multiplication, which will break the data dependency on many platforms.

Worse yet, if the dependent store does not use WRITE\_ ONCE(), the compiler could hoist it above the load, which would cause even TSO platforms to fail to provide ordering.  $\square$ 

## Quick Quiz 15.17:

Wouldn't control dependencies be more robust if they were mandated by language standards??? ■

#### Answer:

In the fullness of time, perhaps they will be so mandated.  $\Box$ 

## Quick Quiz 15.18:

But in Listing 15.15, wouldn't be just as bad if P2()'s r1 and r2 obtained the values 2 and 1, respectively, while P3()'s r1 and r2 obtained the values 1 and 2, respectively?

## **Answer:**

Yes, it would. Feel free to modify the exists clause to check for that outcome and see what happens.  $\Box$ 

## Quick Quiz 15.19:

Can you give a specific example showing different behavior for multicopy atomic on the one hand and other-multicopy atomic on the other?

## Answer:

Listing E.7 (C-MP-OMCA+o-o-o+o-rmb-o.litmus) shows such a test.

On a multicopy-atomic platform, P0()'s store to x on line 10 must become visible to both P0() and P1() simultaneously. Because this store becomes visible to P0() on line 11, before P0()'s store to y on line 12, P0()'s store to x must become visible before its store to y everywhere, including P1(). Therefore, if P1()'s load from y on line 20 returns the value 1, so must its load from x on line 22, given that the smp\_rmb() on line 21 forces these two loads to execute in order. Therefore, the exists clause on line 25 cannot trigger on a multicopyatomic platform.

In contrast, on an other-multicopy-atomic platform, PO() could see its own store early, so that there would be no constraint on the order of visibility of the two stores from to P1(), which in turn allows the exists clause to trigger.  $\Box$ 

**Listing E.7:** Litmus Test Distinguishing Multicopy Atomic From Other Multicopy Atomic

```
1 C C-MP-OMCA+o-o-o+o-rmb-o
3 {
4
   }
5
6
   PO(int *x, int *y)
g
     int r0:
10
     WRITE_ONCE(*x, 1);
11
     r0 = READ_ONCE(*x);
     WRITE_ONCE(*y, r0);
13 }
15
   P1(int *x, int *y)
17
     int r1;
18
     int r2;
19
     r1 = READ_ONCE(*y);
21
     smp_rmb();
     r2 = READ_ONCE(*x);
23
25 exists (1:r1=1 /\ 1:r2=0)
```

## Quick Quiz 15.20:

Then who would even *think* of designing a system with shared store buffers??? ■

#### **Answer:**

This is in fact a very natural design for any system having multiple hardware threads per core. Natural from a hardware point of view, that is!

#### **Quick Quiz 15.21:**

But just how is it fair that PO() and P1() must share a store buffer and a cache, but P2() gets one each of its very own???

#### **Answer:**

Presumably there is a P3(), as is in fact shown in Figure 15.8, that shares P2()'s store buffer and cache. But not necessarily. Some platforms allow different cores to disable different numbers of threads, allowing the hardware to adjust to the needs of the workload at hand. For example, a single-threaded critical-path portion of the workload might be assigned to a core with only one thread enabled, thus allowing the single thread running that portion of the workload to use the entire capabilities of that core. Other more highly parallel but cache-miss-prone portions of the workload might be assigned to cores with all hardware threads enabled to provide improved throughput. This improved throughput could be due to the fact that while one hardware thread is stalled on a cache miss, the other hardware threads can make forward progress.

**Listing E.8:** R Litmus Test With Write Memory Barrier (No Ordering)

```
1 C C-R+o-wmb-o+o-mb-o
 3 }
 5
   P0(int *x0, int *x1)
     WRITE_ONCE(*x0, 1);
      smp_wmb();
     WRITE_ONCE(*x1, 1);
10 }
11
13
   P1(int *x0, int *x1)
14
15
     int r2;
16
17
     WRITE_ONCE(*x1, 2);
     smp_mb();
     r2 = READ_ONCE(*x0);
21
22 exists (1:r2=0 /\ x1=2)
```

In such cases, performance requirements override quaint human notions of fairness.  $\Box$ 

#### Quick Quiz 15.22:

Referring to Table 15.4, why on earth would PO()'s store take so long to complete when P1()'s store complete so quickly? In other words, does the exists clause on line 32 of Listing 15.16 really trigger on real systems?

#### **Answer:**

You need to face the fact that it really can trigger. Akira Yokosawa used the litmus7 tool to run this litmus test on a POWER8 system. Out of 1,000,000,000 runs, 4 triggered the exists clause. Thus, triggering the exists clause is not merely a one-in-a-million occurrence, but rather a one-in-a-hundred-million occurrence. But it nevertheless really does trigger on real systems.

#### Quick Quiz 15.23:

But it is not necessary to worry about propagation unless there are at least three threads in the litmus test, right?

#### **Answer:**

Wrong.

Listing E.8 (C-R+o-wmb-o+o-mb-o.litmus) shows a two-thread litmus test that requires propagation due to the fact that it only has store-to-store and load-to-store links between its pair of threads. Even though PO() is fully ordered by the smp\_wmb() and P1() is fully ordered by the smp\_mb(), the counter-temporal nature of the links means that the exists clause on line 22 really can trigger. To prevent this triggering, the smp\_wmb() on line 8 must

become an  $smp_mb()$ , bringing propagation into play twice, once for each non-temporal link.  $\square$ 

## Quick Quiz 15.24:

But given that smp\_mb() has the propagation property, why doesn't the smp\_mb() on line 29 of Listing 15.18 prevent the exists clause from triggering?

#### Answer:

As a rough rule of thumb, the smp\_mb() barrier's propagation property is sufficient to maintain ordering through only one store-to-load link between processes. Unfortunately, Listing 15.18 has not one but two store-to-load links, with the first being from the READ\_ONCE() on line 21 to the WRITE\_ONCE() on line 28 and the second being from the READ\_ONCE() on line 30 to the WRITE\_ONCE() on line 11. Therefore, preventing the exists clause from triggering should be expected to require not one but two instances of smp\_mb().

As a special exception to this rule of thumb, a release-acquire chain can have one load-to-store link between processes and still prohibit the cycle.  $\Box$ 

## Quick Quiz 15.25:

But for litmus tests having only ordered stores, as shown in Listing 15.20 (C-2+2W+o-wmb-o+o-wmb-o.litmus), research shows that the cycle is prohibited, even in weakly ordered systems such as ARM and Power [SSA+11]. Given that, are store-to-store really *always* countertemporal???

## **Answer:**

This litmus test is indeed a very interesting curiosity. Its ordering apparently occurs naturally given typical weakly ordered hardware design, which would normally be considered a great gift from the relevant laws of physics and cache-coherency-protocol mathematics.

Unfortunately, no one has been able to come up with a software use case for this gift that does not have a much better alternative implementation. Therefore, neither the C11 nor the Linux kernel memory models provide any guarantee corresponding to Listing 15.20. This means that the exists clause on line 20 can trigger.

Of course, without the barrier, there are no ordering guarantees, even on real weakly ordered hardware, as shown in Listing E.9 (C-2+2W+o-o+o-o.litmus).

## Quick Quiz 15.26:

Can you construct a litmus test like that in Listing 15.21 that uses *only* dependencies? ■

#### Listing E.9: 2+2W Litmus Test (No Ordering)

```
1 C C-2+2W+o-o+o-o
 2
   {
 3
   }
   PO(int *x0, int *x1)
 5
 6
 7
     WRITE_ONCE(*x0, 1);
     WRITE_ONCE(*x1, 2);
 9
10
11
12 P1(int *x0, int *x1)
13
     WRITE ONCE(*x1, 1):
14
15
     WRITE_ONCE(*x0, 2);
16
17
18 exists (x0=1 /\ x1=1)
```

#### **Answer:**

Listing E.10 shows a somewhat nonsensical but very real example. Creating a more useful (but still real) litmus test is left as an exercise for the reader.  $\Box$ 

## Quick Quiz 15.27:

Suppose we have a short release-acquire chain along with one load-to-store link and one store-to-store link, like that shown in Listing 15.25. Given that there is only one of each type of non-store-to-load link, the exists cannot trigger, right?

#### **Answer:**

Wrong. It is the number of non-store-to-load links that matters. If there is only one non-store-to-load link, a release-acquire chain can prevent the exists clause from triggering. However, if there is more than one non-store-to-load link, be they store-to-store, load-to-store, or any combination thereof, it is necessary to have at least one full barrier (smp\_mb() or better) between each non-store-to-load link. In Listing 15.25, preventing the exists clause from triggering therefore requires an additional full barrier between either PO()'s or P1()'s accesses.

## Quick Quiz 15.28:

There are store-to-load links, load-to-store links, and store-to-store links. But what about load-to-load links?

## Answer:

The problem with the concept of load-to-load links is that if the two loads from the same variable return the same value, there is no way to determine their ordering. The only way to determine their ordering is if they return different values, in which case there had to have been an intervening store. And that intervening store means that

**Listing E.10:** LB Litmus Test With No Acquires

```
1 C C-LB+o-data-o+o-data-o+o-data-o
2 {
3 int x0=0:
 4 int x1=1;
5
   int x2=2;
6
8
   PO(int *x0, int *x1)
9
10
      int r2;
11
      r2 = READ ONCE(*x0):
12
13
      WRITE_ONCE(*x1, r2);
14 }
15
17
   P1(int *x1, int *x2)
18
19
      int r2;
20
21
      r2 = READ_ONCE(*x1);
22
      WRITE_ONCE(*x2, r2);
23
25
   P2(int *x2, int *x0)
26
27
      int r2;
      r2 = READ_ONCE(*x2);
      WRITE ONCE(*x0, r2):
31 }
   exists (0:r2=2 \ /\ 1:r2=0 \ /\ 2:r2=1)
```

there is no load-to-load link, but rather a load-to-store link followed by a store-to-load link.  $\Box$ 

## Quick Quiz 15.29:

Why can't the compiler invent a store to a normal variable any time it likes? ■

#### **Answer:**

Because the compiler is forbidden from introducing data races. The case of inventing a store just before a normal store is quite special: It is not possible for some other entity, be it CPU, thread, signal handler, or interrupt handler, to be able to see the invented store unless the code already has a data race, even without the invented store. And if the code already has a data race, it already invokes the dreaded spectre of undefined behavior, which allows the compiler to generate pretty much whatever code it wants, regardless of the wishes of the developer.

But if the original store is volatile, as in WRITE\_ONCE(), for all the compiler knows, there might be a side effect associated with the store that could signal some other thread, allowing data-race-free access to the variable. By inventing the store, the compiler might be introducing a data race, which it is not permitted to do.

**Listing E.11:** Breakable Dependencies With Non-Constant Comparisons

```
1 int *gp1;
2 int *gp2;
3 int *p;
4 int *q;
5
6 p = rcu_dereference(gp1);
7 q = READ_ONCE(gp2);
8 if (p == q)
9 handle_equality(p);
10 do_something_with(*p);
```

**Listing E.12:** Broken Dependencies With Non-Constant Comparisons

```
1 int *gp1;
2 int *gp2;
3 int *p;
4 int *q;
5
6 p = rcu_dereference(gp1);
7 q = READ_ONCE(gp2);
8 if (p == q) {
9 handle_equality(q);
10 do_something_with(*q);
11 } else {
12 do_something_with(*p);
13 }
```

In the case of volatile and atomic variables, the compiler is specifically forbidden from inventing writes.  $\Box$ 

## Quick Quiz 15.30:

Why can't you simply dereference the pointer before comparing it to &reserve\_int on line 6 of Listing 15.26?

## Answer:

For first, it might be necessary to invoke handle\_reserve() before do\_something\_with().

But more relevant to memory ordering, the compiler is often within its rights to hoist the comparison ahead of the dereferences, which would allow the compiler to use <code>&reserve\_int</code> instead of the variable p that the hardware has tagged with a dependency.  $\square$ 

## Quick Quiz 15.31:

But it should be safe to compare two pointer variables, right? After all, the compiler doesn't know the value of either, so how can it possibly learn anything from the comparison?

#### **Answer:**

Unfortunately, the compiler really can learn enough to break your dependency chain, for example, as shown in Listing E.11. The compiler is within its rights to transform this code into that shown in Listing E.12, and might well make this transformation due to register pressure if handle\_equality() was inlined and needed a lot of registers. Line 10 of this transformed code uses q, which although equal to p, is not necessarily tagged by the hardware as carrying a dependency. Therefore, this transformed code does not necessarily guarantee that line 10 is ordered after line 6.<sup>7</sup>  $\square$ 

## Quick Quiz 15.32:

But doesn't the condition in line 35 supply a control dependency that would keep line 36 ordered after line 34?



## Answer:

Yes, but no. Yes, there is a control dependency, but control dependencies do not order later loads, only later stores. If you really need ordering, you could place an smp\_rmb() between lines 35 and 36. Or considerably better, have update() allocate two structures instead of reusing the structure.  $\square$ 

#### Quick Quiz 15.33:

Can't you instead add an smp\_mb() to P1() in Listing 15.30? ■

## Answer:

Not given the Linux kernel memory model. (Try it!) However, you can instead replace PO()'s WRITE\_ONCE() with smp\_store\_release(), which usually has less overhead than does adding an smp\_mb().  $\Box$ 

### Quick Quiz 15.34:

Why is Alpha's smp\_read\_barrier\_depends() an smp\_mb() rather than smp\_rmb()? ■

#### **Answer:**

Alpha has only mb and wmb instructions, so smp\_rmb() would be implemented by the Alpha mb instruction in either case. In addition, at the time that smp\_read\_barrier\_depends() was added to the Linux kernel, it was not clear that Alpha ordered dependent stores, and thus smp\_mb() was therefore the safe choice.

By the time you read this, it is quite possible that the Linux kernel will have added smp\_read\_barrier\_depends() to READ\_ONCE() and a few of Alpha's atomic read-modify-write operations, thus making it unnecessary to use smp\_read\_barrier\_depends() anywhere else in the core kernel.

<sup>&</sup>lt;sup>7</sup> Kudos to Linus Torvalds for providing this example.

E.16. EASE OF USE 459

## Quick Quiz 15.35:

Isn't DEC Alpha significant as having the weakest possible memory ordering? ■

#### Answer:

Although DEC Alpha does take considerable flak, it does avoid reordering reads from the same CPU to the same variable. It also avoids the out-of-thin-air problem that plagues the Java and C11 memory models [BD14, BMN+15, BS14, Jef14, MJST16, Š11, VBC+15]. □

## E.16 Ease of Use

## Quick Quiz 16.1:

Can a similar algorithm be used when deleting elements?

#### **Answer:**

Yes. However, since each thread must hold the locks of three consecutive elements to delete the middle one, if there are N threads, there must be 2N + 1 elements (rather than just N + 1) in order to avoid deadlock.  $\Box$ 

#### Quick Quiz 16.2:

Yetch! What ever possessed someone to come up with an algorithm that deserves to be shaved as much as this one does???

## **Answer:**

That would be Paul.

He was considering the *Dining Philosopher's Problem*, which involves a rather unsanitary spaghetti dinner attended by five philosophers. Given that there are five plates and but five forks on the table, and given that each philosopher requires two forks at a time to eat, one is supposed to come up with a fork-allocation algorithm that avoids deadlock. Paul's response was "Sheesh! Just get five more forks!"

This in itself was OK, but Paul then applied this same solution to circular linked lists.

This would not have been so bad either, but he had to go and tell someone about it!  $\Box$ 

## Quick Quiz 16.3:

Give an exception to this rule.

#### Answer

One exception would be a difficult and complex algorithm that was the only one known to work in a given situation.

Another exception would be a difficult and complex algorithm that was nonetheless the simplest of the set known to work in a given situation. However, even in these cases, it may be very worthwhile to spend a little time trying to come up with a simpler algorithm! After all, if you managed to invent the first algorithm to do some task, it shouldn't be that hard to go on to invent a simpler one.  $\square$ 

# E.17 Conflicting Visions of the Future

## Quick Quiz 17.1:

What about non-persistent primitives represented by data structures in mmap() regions of memory? What happens when there is an exec() within a critical section of such a primitive?

#### **Answer:**

If the exec()ed program maps those same regions of memory, then this program could in principle simply release the lock. The question as to whether this approach is sound from a software-engineering viewpoint is left as an exercise for the reader.

## Quick Quiz 17.2:

Why would it matter that oft-written variables shared the cache line with the lock variable? ■

## Answer:

If the lock is in the same cacheline as some of the variables that it is protecting, then writes to those variables by one CPU will invalidate that cache line for all the other CPUs. These invalidations will generate large numbers of conflicts and retries, perhaps even degrading performance and scalability compared to locking.  $\square$ 

## Quick Quiz 17.3:

Why are relatively small updates important to HTM performance and scalability? ■

#### **Answer:**

The larger the updates, the greater the probability of conflict, and thus the greater probability of retries, which degrade performance.

#### Quick Quiz 17.4:

How could a red-black tree possibly efficiently enumerate

all elements of the tree regardless of choice of synchronization mechanism??? ■

#### Answer:

In many cases, the enumeration need not be exact. In these cases, hazard pointers or RCU may be used to protect readers with low probability of conflict with any given insertion or deletion.

## Quick Quiz 17.5:

But why can't a debugger emulate single stepping by setting breakpoints at successive lines of the transaction, relying on the retry to retrace the steps of the earlier instances of the transaction?

#### **Answer:**

This scheme might work with reasonably high probability, but it can fail in ways that would be quite surprising to most users. To see this, consider the following transaction:

```
1 begin_trans();
2 if (a) {
3    do_one_thing();
4    do_another_thing();
5 } else {
6    do_a_third_thing();
7    do_a_fourth_thing();
8 }
9 end_trans();
```

Suppose that the user sets a breakpoint at line 3, which triggers, aborting the transaction and entering the debugger. Suppose that between the time that the breakpoint triggers and the debugger gets around to stopping all the threads, some other thread sets the value of a to zero. When the poor user attempts to single-step the program, surprise! The program is now in the else-clause instead of the then-clause.

This is *not* what I call an easy-to-use debugger.  $\Box$ 

## Quick Quiz 17.6:

But why would *anyone* need an empty lock-based critical section??? ■

#### Answer:

See the answer to Quick Quiz 7.18 in Section 7.2.1.

However, it is claimed that given a strongly atomic HTM implementation without forward-progress guarantees, any memory-based locking design based on empty critical sections will operate correctly in the presence of transactional lock elision. Although I have not seen a proof of this statement, there is a straightforward rationale for this claim. The main idea is that in a strongly atomic HTM implementation, the results of a given transaction are not visible until after the transaction completes successfully. Therefore, if you can see that a transaction has started, it is guaranteed to have already completed, which means that a subsequent empty lock-based critical section will successfully "wait" on it—after all, there is no waiting required.

This line of reasoning does not apply to weakly atomic systems (including many STM implementation), and it also does not apply to lock-based programs that use means other than memory to communicate. One such means is the passage of time (for example, in hard real-time systems) or flow of priority (for example, in soft real-time systems).

Locking designs that rely on priority boosting are of particular interest.  $\Box$ 

### Quick Quiz 17.7:

Can't transactional lock elision trivially handle locking's time-based messaging semantics by simply choosing not to elide empty lock-based critical sections?

## Answer:

It could do so, but this would be both unnecessary and insufficient.

It would be unnecessary in cases where the empty critical section was due to conditional compilation. Here, it might well be that the only purpose of the lock was to protect data, so eliding it completely would be the right thing to do. In fact, leaving the empty lock-based critical section would degrade performance and scalability.

On the other hand, it is possible for a non-empty lock-based critical section to be relying on both the data-protection and time-based and messaging semantics of locking. Using transactional lock elision in such a case would be incorrect, and would result in bugs.  $\square$ 

#### Quick Quiz 17.8:

Given modern hardware [MOZ09], how can anyone possibly expect parallel software relying on timing to work?

## Answer:

The short answer is that on commonplace commodity hardware, synchronization designs based on any sort of fine-grained timing are foolhardy and cannot be expected to operate correctly under all conditions. That said, there are systems designed for hard real-time use that are much more deterministic. In the (very unlikely) event that you are using such a system, here is a toy example showing how time-based synchronization can work. Again, do *not* try this on commodity microprocessors, as they have highly nondeterministic performance characteristics.

This example uses multiple worker threads along with a control thread. Each worker thread corresponds to an outbound data feed, and records the current time (for example, from the clock\_gettime() system call) in a per-thread my\_timestamp variable after executing each unit of work. The real-time nature of this example results in the following set of constraints:

- It is a fatal error for a given worker thread to fail to update its timestamp for a time period of more than MAX LOOP TIME.
- Locks are used sparingly to access and update global state.
- 3. Locks are granted in strict FIFO order within a given thread priority.

When worker threads complete their feed, they must disentangle themselves from the rest of the application and place a status value in a per-thread my\_status variable that is initialized to -1. Threads do not exit; they instead are placed on a thread pool to accommodate later processing requirements. The control thread assigns (and re-assigns) worker threads as needed, and also maintains a histogram of thread statuses. The control thread runs at a real-time priority no higher than that of the worker threads.

Worker threads' code is as follows:

```
int my_status = -1; /* Thread local. */
1
2
    while (continue_working()) {
      enqueue_any_new_work();
5
       wp = dequeue work();
       do work(wp);
      my_timestamp = clock_gettime(...);
8
    acquire_lock(&departing_thread_lock);
11
12
13
     * Disentangle from application, might
14
     * acquire other locks, can take much longer
     * than MAX_LOOP_TIME, especially if many
15
16
     * threads exit concurrently.
17
    my_status = get_return_status();
18
19
    release_lock(&departing_thread_lock);
    /* thread awaits repurposing. */
```

The control thread's code is as follows:

```
1  for (;;) {
2   for_each_thread(t) {
3    ct = clock_gettime(...);
4   d = ct - per_thread(my_timestamp, t);
5   if (d >= MAX_LOOP_TIME) {
6    /* thread departing. */
7   acquire_lock(&departing_thread_lock);
8   release_lock(&departing_thread_lock);
9   i = per_thread(my_status, t);
10   status_hist[i]++; /* Bug if TLE! */
11  }
12  }
13  /* Repurpose threads as needed. */
14 }
```

Line 5 uses the passage of time to deduce that the thread has exited, executing lines 6-10 if so. The empty lock-based critical section on lines 7 and 8 guarantees that any thread in the process of exiting completes (remember that locks are granted in FIFO order!).

Once again, do not try this sort of thing on commodity microprocessors. After all, it is difficult enough to get right on systems specifically designed for hard real-time use!  $\Box$ 

## Quick Quiz 17.9:

But the boostee() function in Listing 17.1 alternatively acquires its locks in reverse order! Won't this result in deadlock?

#### Answer:

No deadlock will result. To arrive at deadlock, two different threads must each acquire the two locks in oppposite orders, which does not happen in this example. However, deadlock detectors such as lockdep [Cor06a] will flag this as a false positive.  $\square$ 

## Quick Quiz 17.10:

So a bunch of people set out to supplant locking, and they mostly end up just optimizing locking??? ■

## **Answer:**

At least they accomplished something useful! And perhaps there will be additional HTM progress over time.  $\Box$ 

#### **Quick Quiz 17.11:**

What do you mean O(n) for classic-computing sorting/indexing and  $O(n \log_2 n)$  for classic-computing search? Hash tables do O(n) and O(1) respectively!!!

#### Answer:

Fixed-size hash table lookups are O(n), not O(1). And

for a resizing hash table, fairness dictates that the overhead of resizing be properly accounted for.

That said, the example of a properly tuned fixed-size hash table is entirely appropriate for specific situations, and clearly illustrates why this section's asymptotic analysis is not at all unfair to quantum computing.

## **E.18** Important Questions

## Quick Quiz A.1:

What SMP coding errors can you see in these examples? See time.c for full code. ■

#### Answer:

- 1. Missing barrier() or volatile on tight loops.
- 2. Missing Memory barriers on update side.
- Lack of synchronization between producer and consumer. □

## Quick Quiz A.2:

How could there be such a large gap between successive consumer reads? See timelocked.c for full code. ■

#### Answer:

- 1. The consumer might be preempted for long time periods.
- 2. A long-running interrupt might delay the consumer.
- The producer might also be running on a faster CPU than is the consumer (for example, one of the CPUs might have had to decrease its clock frequency due to heat-dissipation or power-consumption constraints).

## Quick Quiz A.3:

Suppose a portion of a program uses RCU read-side primitives as its only synchronization mechanism. Is this parallelism or concurrency? ■

## Answer:

Yes.  $\square$ 

#### Quick Quiz A.4:

In what part of the second (scheduler-based) perspective

**Listing E.13:** Deadlock in Lock-Based RCU Implementation

```
1 void foo(void)
 2 {
 3
     spin_lock(&my_lock);
     rcu_read_lock();
     do_something();
     rcu_read_unlock();
     do_something_else();
     spin_unlock(&my_lock);
9 }
11 void bar(void)
12 {
13
     rcu_read_lock();
     spin_lock(&my_lock);
     do_some_other_thing();
     spin_unlock(&my_lock);
17
     do whatever():
     rcu_read_unlock();
```

would the lock-based single-thread-per-CPU workload be considered "concurrent"? ■

#### **Answer:**

The people who would like to arbitrarily subdivide and interleave the workload. Of course, an arbitrary subdivision might end up separating a lock acquisition from the corresponding lock release, which would prevent any other thread from acquiring that lock. If the locks were pure spinlocks, this could even result in deadlock.

## E.19 "Toy" RCU Implementations

## Quick Quiz B.1:

Why wouldn't any deadlock in the RCU implementation in Listing B.1 also be a deadlock in any other RCU implementation? ■

#### **Answer:**

Suppose the functions foo() and bar() in Listing E.13 are invoked concurrently from different CPUs. Then foo() will acquire my\_lock() on line 3, while bar() will acquire rcu\_gp\_lock on line 13. When foo() advances to line 4, it will attempt to acquire rcu\_gp\_lock, which is held by bar(). Then when bar() advances to line 14, it will attempt to acquire my\_lock, which is held by foo().

Each function is then waiting for a lock that the other holds, a classic deadlock.

Other RCU implementations neither spin nor block in rcu\_read\_lock(), hence avoiding deadlocks.  $\square$ 

## Quick Quiz B.2:

Why not simply use reader-writer locks in the RCU implementation in Listing B.1 in order to allow RCU readers to proceed in parallel? ■

#### **Answer:**

One could in fact use reader-writer locks in this manner. However, textbook reader-writer locks suffer from memory contention, so that the RCU read-side critical sections would need to be quite long to actually permit parallel execution [McK03].

On the other hand, use of a reader-writer lock that is read-acquired in rcu\_read\_lock() would avoid the deadlock condition noted above.

## Quick Quiz B.3:

Wouldn't it be cleaner to acquire all the locks, and then release them all in the loop from lines 15-18 of Listing B.2? After all, with this change, there would be a point in time when there were no readers, simplifying things greatly.

#### Answer:

Making this change would re-introduce the deadlock, so no, it would not be cleaner.  $\square$ 

## Quick Quiz B.4:

Is the implementation shown in Listing B.2 free from deadlocks? Why or why not? ■

## Answer:

One deadlock is where a lock is held across synchronize\_rcu(), and that same lock is acquired within an RCU read-side critical section. However, this situation could deadlock any correctly designed RCU implementation. After all, the synchronize\_rcu() primitive must wait for all pre-existing RCU read-side critical sections to complete, but if one of those critical sections is spinning on a lock held by the thread executing the synchronize\_rcu(), we have a deadlock inherent in the definition of RCU.

Another deadlock happens when attempting to nest RCU read-side critical sections. This deadlock is peculiar to this implementation, and might be avoided by using recursive locks, or by using reader-writer locks that are read-acquired by rcu\_read\_lock() and write-acquired by synchronize\_rcu().

However, if we exclude the above two cases, this implementation of RCU does not introduce any deadlock situations. This is because only time some other thread's lock is acquired is when executing synchronize\_rcu(),

and in that case, the lock is immediately released, prohibiting a deadlock cycle that does not involve a lock held across the synchronize\_rcu() which is the first case above.

## **Quick Quiz B.5:**

Isn't one advantage of the RCU algorithm shown in Listing B.2 that it uses only primitives that are widely available, for example, in POSIX pthreads? ■

#### **Answer:**

This is indeed an advantage, but do not forget that rcu\_dereference() and rcu\_assign\_pointer() are still required, which means volatile manipulation for rcu\_dereference() and memory barriers for rcu\_assign\_pointer(). Of course, many Alpha CPUs require memory barriers for both primitives.  $\square$ 

## **Quick Quiz B.6:**

But what if you hold a lock across a call to synchronize\_rcu(), and then acquire that same lock within an RCU read-side critical section?

#### Answer:

Indeed, this would deadlock any legal RCU implementation. But is rcu\_read\_lock() *really* participating in the deadlock cycle? If you believe that it is, then please ask yourself this same question when looking at the RCU implementation in Section B.9. □

## Quick Quiz B.7:

How can the grace period possibly elapse in 40 nanoseconds when synchronize\_rcu() contains a 10-millisecond delay? ■

## **Answer:**

The update-side test was run in absence of readers, so the poll() system call was never invoked. In addition, the actual code has this poll() system call commented out, the better to evaluate the true overhead of the update-side code. Any production uses of this code would be better served by using the poll() system call, but then again, production uses would be even better served by other implementations shown later in this section.  $\square$ 

## Quick Quiz B.8:

Why not simply make rcu\_read\_lock() wait when a concurrent synchronize\_rcu() has been waiting too long in the RCU implementation in Listing B.3? Wouldn't that prevent synchronize\_rcu() from starving?

#### **Answer:**

Although this would in fact eliminate the starvation, it would also mean that rcu\_read\_lock() would spin or block waiting for the writer, which is in turn waiting on readers. If one of these readers is attempting to acquire a lock that the spinning/blocking rcu\_read\_lock() holds, we again have deadlock.

In short, the cure is worse than the disease. See Section B.4 for a proper cure.  $\Box$ 

#### Quick Quiz B.9:

Why the memory barrier on line 5 of synchronize\_rcu() in Listing B.6 given that there is a spin-lock acquisition immediately after? ■

#### Answer:

The spin-lock acquisition only guarantees that the spin-lock's critical section will not "bleed out" to precede the acquisition. It in no way guarantees that code preceding the spin-lock acquisition won't be reordered into the critical section. Such reordering could cause a removal from an RCU-protected list to be reordered to follow the complementing of rcu\_idx, which could allow a newly starting RCU read-side critical section to see the recently removed data element.

Exercise for the reader: use a tool such as Promela/spin to determine which (if any) of the memory barriers in Listing B.6 are really needed. See Chapter 12 for information on using these tools. The first correct and complete response will be credited.  $\Box$ 

## Quick Quiz B.10:

Why is the counter flipped twice in Listing B.6? Shouldn't a single flip-and-wait cycle be sufficient? ■

#### Answer:

Both flips are absolutely required. To see this, consider the following sequence of events:

- Line 8 of rcu\_read\_lock() in Listing B.5 picks up rcu\_idx, finding its value to be zero.
- Line 8 of synchronize\_rcu() in Listing B.6 complements the value of rcu\_idx, setting its value to one.
- 3. Lines 10-13 of synchronize\_rcu() find that the value of rcu\_refcnt[0] is zero, and thus returns. (Recall that the question is asking what happens if lines 14-20 are omitted.)

- 4. Lines 9 and 10 of rcu\_read\_lock() store the value zero to this thread's instance of rcu\_read\_idx and increments rcu\_refcnt[0], respectively. Execution then proceeds into the RCU read-side critical section.
- 5. Another instance of synchronize\_rcu() again complements rcu\_idx, this time setting its value to zero. Because rcu\_refcnt[1] is zero, synchronize\_rcu() returns immediately. (Recall that rcu\_read\_lock() incremented rcu\_refcnt[0], not rcu\_refcnt[1]!)
- 6. The grace period that started in step 5 has been allowed to end, despite the fact that the RCU read-side critical section that started beforehand in step 4 has not completed. This violates RCU semantics, and could allow the update to free a data element that the RCU read-side critical section was still referencing.

Exercise for the reader: What happens if rcu\_read\_lock() is preempted for a very long time (hours!) just after line 8? Does this implementation operate correctly in that case? Why or why not? The first correct and complete response will be credited.  $\square$ 

## Quick Quiz B.11:

Given that atomic increment and decrement are so expensive, why not just use non-atomic increment on line 10 and a non-atomic decrement on line 25 of Listing B.5?

#### Answer

Using non-atomic operations would cause increments and decrements to be lost, in turn causing the implementation to fail. See Section B.5 for a safe way to use non-atomic operations in rcu\_read\_lock() and rcu\_read\_unlock().

## **Quick Quiz B.12:**

Come off it! We can see the atomic\_read() primitive in rcu\_read\_lock()!!! So why are you trying to pretend that rcu\_read\_lock() contains no atomic operations???

#### Answer

The atomic\_read() primitives does not actually execute atomic machine instructions, but rather does a normal load from an atomic\_t. Its sole purpose is to keep the compiler's type-checking happy. If the Linux kernel ran on 8-bit CPUs, it would also need to prevent "store tearing", which could happen due to the need to store a 16-bit pointer with two eight-bit accesses on some 8-bit

systems. But thankfully, it seems that no one runs Linux on 8-bit systems.  $\square$ 

## Quick Quiz B.13:

Great, if we have N threads, we can have 2N tenmillisecond waits (one set per flip\_counter\_and\_wait() invocation, and even that assumes that we wait only once for each thread. Don't we need the grace period to complete *much* more quickly?

#### **Answer:**

Keep in mind that we only wait for a given thread if that thread is still in a pre-existing RCU read-side critical section, and that waiting for one hold-out thread gives all the other threads a chance to complete any pre-existing RCU read-side critical sections that they might still be executing. So the only way that we would wait for 2N intervals would be if the last thread still remained in a pre-existing RCU read-side critical section despite all the waiting for all the prior threads. In short, this implementation will not wait unnecessarily.

However, if you are stress-testing code that uses RCU, you might want to comment out the poll() statement in order to better catch bugs that incorrectly retain a reference to an RCU-protected data element outside of an RCU read-side critical section. □

## Quick Quiz B.14:

All of these toy RCU implementations have either atomic operations in  $rcu\_read\_lock()$  and  $rcu\_read\_unlock()$ , or  $synchronize\_rcu()$  overhead that increases linearly with the number of threads. Under what circumstances could an RCU implementation enjoy lightweight implementations for all three of these primitives, all having deterministic (O(1)) overheads and latencies?

#### **Answer:**

Special-purpose uniprocessor implementations of RCU can attain this ideal [McK09a]. □

### Quick Quiz B.15:

If any even value is sufficient to tell synchronize\_rcu() to ignore a given task, why don't lines 10 and 11 of Listing B.14 simply assign zero to rcu\_reader\_gp?

#### Answer:

Assigning zero (or any other even-numbered constant) would in fact work, but assigning the value of rcu\_gp\_ctr can provide a valuable debugging aid, as it gives the

developer an idea of when the corresponding thread last exited an RCU read-side critical section.  $\Box$ 

### Quick Quiz B.16:

Why are the memory barriers on lines 19 and 31 of Listing B.14 needed? Aren't the memory barriers inherent in the locking primitives on lines 20 and 30 sufficient? ■

#### Answer:

These memory barriers are required because the locking primitives are only guaranteed to confine the critical section. The locking primitives are under absolutely no obligation to keep other code from bleeding in to the critical section. The pair of memory barriers are therefore requires to prevent this sort of code motion, whether performed by the compiler or by the CPU.  $\square$ 

#### **Ouick Ouiz B.17:**

Couldn't the update-side batching optimization described in Section B.6 be applied to the implementation shown in Listing B.14?

#### **Answer:**

Indeed it could, with a few modifications. This work is left as an exercise for the reader.  $\Box$ 

## Quick Quiz B.18:

Is the possibility of readers being preempted in lines 3-4 of Listing B.14 a real problem, in other words, is there a real sequence of events that could lead to failure? If not, why not? If so, what is the sequence of events, and how can the failure be addressed?

#### Answer:

It is a real problem, there is a sequence of events leading to failure, and there are a number of possible ways of addressing it. For more details, see the Quick Quizzes near the end of Section B.8. The reason for locating the discussion there is to (1) give you more time to think about it, and (2) because the nesting support added in that section greatly reduces the time required to overflow the counter.  $\Box$ 

#### Quick Quiz B.19:

Why not simply maintain a separate per-thread nesting-level variable, as was done in previous section, rather than having all this complicated bit manipulation?

#### Answer:

The apparent simplicity of the separate per-thread variable is a red herring. This approach incurs much greater complexity in the guise of careful ordering of operations,

especially if signal handlers are to be permitted to contain RCU read-side critical sections. But don't take my word for it, code it up and see what you end up with!

## Quick Quiz B.20:

Given the algorithm shown in Listing B.16, how could you double the time required to overflow the global rcu\_gp\_ctr? ■

#### Answer:

One way would be to replace the magnitude comparison on lines 33 and 34 with an inequality check of the per-thread rcu\_reader\_gp variable against rcu\_gp\_ctr+RCU\_GP\_CTR\_BOTTOM\_BIT.

#### Quick Quiz B.21:

Again, given the algorithm shown in Listing B.16, is counter overflow fatal? Why or why not? If it is fatal, what can be done to fix it?

#### Answer:

It can indeed be fatal. To see this, consider the following sequence of events:

- 1. Thread 0 enters rcu\_read\_lock(), determines that it is not nested, and therefore fetches the value of the global rcu\_gp\_ctr. Thread 0 is then preempted for an extremely long time (before storing to its perthread rcu\_reader\_gp variable).
- Other threads repeatedly invoke synchronize\_ rcu(), so that the new value of the global rcu\_gp\_ ctr is now RCU\_GP\_CTR\_BOTTOM\_BIT less than it was when thread 0 fetched it.
- 3. Thread 0 now starts running again, and stores into its per-thread rcu\_reader\_gp variable. The value it stores is RCU\_GP\_CTR\_BOTTOM\_BIT+1 greater than that of the global rcu\_gp\_ctr.
- 4. Thread 0 acquires a reference to RCU-protected data element A.
- 5. Thread 1 now removes the data element A that thread 0 just acquired a reference to.
- 6. Thread 1 invokes synchronize\_rcu(), which increments the global rcu\_gp\_ctr by RCU\_GP\_CTR\_BOTTOM\_BIT. It then checks all of the per-thread rcu\_reader\_gp variables, but thread 0's value (incorrectly) indicates that it started after thread 1's call to synchronize\_rcu(), so thread 1 does not wait for thread 0 to complete its RCU read-side critical section.

7. Thread 1 then frees up data element A, which thread 0 is still referencing.

Note that scenario can also occur in the implementation presented in Section B.7.

One strategy for fixing this problem is to use 64-bit counters so that the time required to overflow them would exceed the useful lifetime of the computer system. Note that non-antique members of the 32-bit x86 CPU family allow atomic manipulation of 64-bit counters via the cmpxchg64b instruction.

Another strategy is to limit the rate at which grace periods are permitted to occur in order to achieve a similar effect. For example, synchronize\_rcu() could record the last time that it was invoked, and any subsequent invocation would then check this time and block as needed to force the desired spacing. For example, if the low-order four bits of the counter were reserved for nesting, and if grace periods were permitted to occur at most ten times per second, then it would take more than 300 days for the counter to overflow. However, this approach is not helpful if there is any possibility that the system will be fully loaded with CPU-bound high-priority real-time threads for the full 300 days. (A remote possibility, perhaps, but best to consider it ahead of time.)

A third approach is to administratively abolish realtime threads from the system in question. In this case, the preempted process will age up in priority, thus getting to run long before the counter had a chance to overflow. Of course, this approach is less than helpful for real-time applications.

A final approach would be for rcu\_read\_lock() to recheck the value of the global rcu\_gp\_ctr after storing to its per-thread rcu\_reader\_gp counter, retrying if the new value of the global rcu\_gp\_ctr is inappropriate. This works, but introduces non-deterministic execution time into rcu\_read\_lock(). On the other hand, if your application is being preempted long enough for the counter to overflow, you have no hope of deterministic execution time in any case!

## Quick Quiz B.22:

Doesn't the additional memory barrier shown on line 14 of Listing B.18 greatly increase the overhead of rcu\_quiescent\_state?

## Answer:

Indeed it does! An application using this implementation of RCU should therefore invoke rcu\_quiescent\_state sparingly, instead using rcu\_read\_lock() and rcu\_read\_unlock() most of the time.

However, this memory barrier is absolutely required so that other threads will see the store on lines 12-13 before any subsequent RCU read-side critical sections executed by the caller.  $\Box$ 

## Quick Quiz B.23:

Why are the two memory barriers on lines 19 and 22 of Listing B.18 needed? ■

#### **Answer:**

The memory barrier on line 19 prevents any RCU readside critical sections that might precede the call to rcu\_ thread\_offline() won't be reordered by either the compiler or the CPU to follow the assignment on lines 20-21. The memory barrier on line 22 is, strictly speaking, unnecessary, as it is illegal to have any RCU readside critical sections following the call to rcu\_thread\_ offline().  $\square$ 

## **Quick Quiz B.24:**

To be sure, the clock frequencies of POWER systems in 2008 were quite high, but even a 5 GHz clock frequency is insufficient to allow loops to be executed in 50 picoseconds! What is going on here? ■

#### Answer

Since the measurement loop contains a pair of empty functions, the compiler optimizes it away. The measurement loop takes 1,000 passes between each call to rcu\_quiescent\_state(), so this measurement is roughly one thousandth of the overhead of a single call to rcu\_quiescent\_state().  $\square$ 

## Quick Quiz B.25:

Why would the fact that the code is in a library make any difference for how easy it is to use the RCU implementation shown in Listings B.18 and B.19? ■

#### **Answer:**

A library function has absolutely no control over the caller, and thus cannot force the caller to invoke rcu\_quiescent\_state() periodically. On the other hand, a library function that made many references to a given RCU-protected data structure might be able to invoke rcu\_thread\_online() upon entry, rcu\_quiescent\_state() periodically, and rcu\_thread\_offline() upon exit.  $\square$ 

#### **Quick Quiz B.26:**

But what if you hold a lock across a call to synchronize\_rcu(), and then acquire that same lock

within an RCU read-side critical section? This should be a deadlock, but how can a primitive that generates absolutely no code possibly participate in a deadlock cycle?



#### Answer:

Please note that the RCU read-side critical section is in effect extended beyond the enclosing rcu\_read\_lock() and rcu\_read\_unlock(), out to the previous and next call to rcu\_quiescent\_state(). This rcu\_quiescent\_state can be thought of as an rcu\_read\_unlock() immediately followed by an rcu\_read\_lock().

Even so, the actual deadlock itself will involve the lock acquisition in the RCU read-side critical section and the synchronize\_rcu(), never the rcu\_quiescent\_state().

#### **Ouick Ouiz B.27:**

Given that grace periods are prohibited within RCU readside critical sections, how can an RCU data structure possibly be updated while in an RCU read-side critical section?

#### Answer:

This situation is one reason for the existence of asynchronous grace-period primitives such as call\_rcu(). This primitive may be invoked within an RCU read-side critical section, and the specified RCU callback will in turn be invoked at a later time, after a grace period has elapsed.

The ability to perform an RCU update while within an RCU read-side critical section can be extremely convenient, and is analogous to a (mythical) unconditional read-to-write upgrade for reader-writer locking.

## **E.20** Why Memory Barriers?

### **Ouick Ouiz C.1:**

Where does a writeback message originate from and where does it go to? ■

#### Answer

The writeback message originates from a given CPU, or in some designs from a given level of a given CPU's cache—or even from a cache that might be shared among several CPUs. The key point is that a given cache does not have room for a given data item, so some other piece of data must be ejected from the cache to make room. If there is some other piece of data that is duplicated in some other

cache or in memory, then that piece of data may be simply discarded, with no writeback message required.

On the other hand, if every piece of data that might be ejected has been modified so that the only up-to-date copy is in this cache, then one of those data items must be copied somewhere else. This copy operation is undertaken using a "writeback message".

The destination of the writeback message has to be something that is able to store the new value. This might be main memory, but it also might be some other cache. If it is a cache, it is normally a higher-level cache for the same CPU, for example, a level-1 cache might write back to a level-2 cache. However, some hardware designs permit cross-CPU writebacks, so that CPU 0's cache might send a writeback message to CPU 1. This would normally be done if CPU 1 had somehow indicated an interest in the data, for example, by having recently issued a read request.

In short, a writeback message is sent from some part of the system that is short of space, and is received by some other part of the system that can accommodate the data.

## Quick Quiz C.2:

What happens if two CPUs attempt to invalidate the same cache line concurrently? ■

#### **Answer:**

One of the CPUs gains access to the shared bus first, and that CPU "wins". The other CPU must invalidate its copy of the cache line and transmit an "invalidate acknowledge" message to the other CPU.

Of course, the losing CPU can be expected to immediately issue a "read invalidate" transaction, so the winning CPU's victory will be quite ephemeral.  $\Box$ 

## Quick Quiz C.3:

When an "invalidate" message appears in a large multiprocessor, every CPU must give an "invalidate acknowledge" response. Wouldn't the resulting "storm" of "invalidate acknowledge" responses totally saturate the system bus?

## Answer:

It might, if large-scale multiprocessors were in fact implemented that way. Larger multiprocessors, particularly NUMA machines, tend to use so-called "directory-based" cache-coherence protocols to avoid this and other problems.  $\square$ 

## Quick Quiz C.4:

If SMP machines are really using message passing anyway, why bother with SMP at all? ■

#### Answer:

There has been quite a bit of controversy on this topic over the past few decades. One answer is that the cache-coherence protocols are quite simple, and therefore can be implemented directly in hardware, gaining bandwidths and latencies unattainable by software message passing. Another answer is that the real truth is to be found in economics due to the relative prices of large SMP machines and that of clusters of smaller SMP machines. A third answer is that the SMP programming model is easier to use than that of distributed systems, but a rebuttal might note the appearance of HPC clusters and MPI. And so the argument continues.  $\square$ 

## Quick Quiz C.5:

How does the hardware handle the delayed transitions described above? ■

#### Answer:

Usually by adding additional states, though these additional states need not be actually stored with the cache line, due to the fact that only a few lines at a time will be transitioning. The need to delay transitions is but one issue that results in real-world cache coherence protocols being much more complex than the over-simplified MESI protocol described in this appendix. Hennessy and Patterson's classic introduction to computer architecture [HP95] covers many of these issues.  $\square$ 

## **Quick Quiz C.6:**

What sequence of operations would put the CPUs' caches all back into the "invalid" state? ■

## **Answer:**

There is no such sequence, at least in absence of special "flush my cache" instructions in the CPU's instruction set. Most CPUs do have such instructions.  $\square$ 

## Quick Quiz C.7:

But if the main purpose of store buffers is to hide acknowledgment latencies in multiprocessor cache-coherence protocols, why do uniprocessors also have store buffers?

## **Answer:**

Because the purpose of store buffers is not just to hide acknowledgement latencies in multiprocessor cachecoherence protocols, but to hide memory latencies in general. Because memory is much slower than is cache on uniprocessors, store buffers on uniprocessors can help to hide write-miss latencies.  $\Box$ 

## Quick Quiz C.8:

In step 1 above, why does CPU 0 need to issue a "read invalidate" rather than a simple "invalidate"? ■

#### Answer.

Because the cache line in question contains more than just the variable a.  $\square$ 

## Quick Quiz C.9:

In step 1 of the first scenario in Section C.4.3, why is an "invalidate" sent instead of a "read invalidate" message? Doesn't CPU 0 need the values of the other variables that share this cache line with "a"?

#### Answer:

CPU 0 already has the values of these variables, given that it has a read-only copy of the cache line containing "a". Therefore, all CPU 0 need do is to cause the other CPUs to discard their copies of this cache line. An "invalidate" message therefore suffices. □

## Quick Quiz C.10:

Say what??? Why do we need a memory barrier here, given that the CPU cannot possibly execute the assert() until after the while loop completes? ■

#### **Answer:**

CPUs are free to speculatively execute, which can have the effect of executing the assertion before the while loop completes. Furthermore, compilers normally assume that only the currently executing thread is updating the variables, and this assumption allows the compiler to hoist the load of a to precede the loop.

In fact, some compilers would transform the loop to a branch around an infinite loop as follows:

```
1 void foo(void)
 2 {
 3
     a = 1;
 4
     smp_mb();
 5
    b = 1;
 6 }
 8 void bar(void)
9 {
    if (b == 0)
10
       for (;;)
11
12
         continue;
13
     smp_mb();
14
     assert(a == 1);
15 }
```

Given this optimization, the assertion could clearly fire. You should use volatile casts or (where available) C++ relaxed atomics to prevent the compiler from optimizing your parallel code into oblivion.

In short, both compilers and CPUs are quite aggressive about optimizing, so you must clearly communicate your constraints to them, using compiler directives and memory barriers.  $\Box$ 

## Quick Quiz C.11:

Does the guarantee that each CPU sees its own memory accesses in order also guarantee that each user-level thread will see its own memory accesses in order? Why or why not?

#### **Answer:**

No. Consider the case where a thread migrates from one CPU to another, and where the destination CPU perceives the source CPU's recent memory operations out of order. To preserve user-mode sanity, kernel hackers must use memory barriers in the context-switch path. However, the locking already required to safely do a context switch should automatically provide the memory barriers needed to cause the user-level task to see its own accesses in order. That said, if you are designing a super-optimized scheduler, either in the kernel or at user level, please keep this scenario in mind!

#### Quick Quiz C.12:

Could this code be fixed by inserting a memory barrier between CPU 1's "while" and assignment to "c"? Why or why not? ■

## **Answer:**

No. Such a memory barrier would only force ordering local to CPU 1. It would have no effect on the relative ordering of CPU 0's and CPU 1's accesses, so the assertion could still fail. However, all mainstream computer systems provide one mechanism or another to provide "transitivity", which provides intuitive causal ordering: if B saw the effects of A's accesses, and C saw the effects of B's accesses, then C must also see the effects of A's accesses. In short, hardware designers have taken at least a little pity on software developers. □

## Quick Quiz C.13:

Suppose that lines 3-5 for CPUs 1 and 2 in Listing C.3 are in an interrupt handler, and that the CPU 2's line 9 runs at process level. In other words, the code in all three

columns of the table runs on the same CPU, but the first two columns run in an interrupt handler, and the third column runs at process level, so that the code in third column can be interrupted by the code in the first two columns. What changes, if any, are required to enable the code to work correctly, in other words, to prevent the assertion from firing?

#### **Answer:**

The assertion must ensure that the load of "e" precedes that of "a". In the Linux kernel, the barrier() primitive may be used to accomplish this in much the same way that the memory barrier was used in the assertions in the previous examples. For example, the assertion can be modified as follows:

```
r1 = e;
barrier();
assert(r1 == 0 || a == 1);
```

No changes are needed to the code in the first two columns, because interrupt handlers run atomically from the perspective of the interrupted code.  $\Box$ 

## Quick Quiz C.14:

If CPU 2 executed an assert (e==0 | | c==1) in the example in Listing C.3, would this assert ever trigger? ■

#### Answer

The result depends on whether the CPU supports "transitivity". In other words, CPU 0 stored to "e" after seeing CPU 1's store to "c", with a memory barrier between CPU 0's load from "c" and store to "e". If some other CPU sees CPU 0's store to "e", is it also guaranteed to see CPU 1's store?

All CPUs I am aware of claim to provide transitivity.

# Appendix F

"Self Reference in word definitions", David Levary et al.

# Glossary and Bibliography

Associativity: The number of cache lines that can be held simultaneously in a given cache, when all of these cache lines hash identically in that cache. A cache that could hold four cache lines for each possible hash value would be termed a "four-way setassociative" cache, while a cache that could hold only one cache line for each possible hash value would be termed a "direct-mapped" cache. A cache whose associativity was equal to its capacity would be termed a "fully associative" cache. Fully associative caches have the advantage of eliminating associativity misses, but, due to hardware limitations, fully associative caches are normally quite limited in size. The associativity of the large caches found on modern microprocessors typically range from twoway to eight-way.

Associativity Miss: A cache miss incurred because the corresponding CPU has recently accessed more data hashing to a given set of the cache than will fit in that set. Fully associative caches are not subject to associativity misses (or, equivalently, in fully associative caches, associativity and capacity misses are identical).

Atomic: An operation is considered "atomic" if it is not possible to observe any intermediate state. For example, on most CPUs, a store to a properly aligned pointer is atomic, because other CPUs will see either the old value or the new value, but are guaranteed not to see some mixed value containing some pieces of the new and old values.

**Cache:** In modern computer systems, CPUs have caches in which to hold frequently used data. These caches can be thought of as hardware hash tables with very simple hash functions, but in which each hash bucket

(termed a "set" by hardware types) can hold only a limited number of data items. The number of data items that can be held by each of a cache's hash buckets is termed the cache's "associativity". These data items are normally called "cache lines", which can be thought of a fixed-length blocks of data that circulate among the CPUs and memory.

Cache Coherence: A property of most modern SMP machines where all CPUs will observe a sequence of values for a given variable that is consistent with at least one global order of values for that variable. Cache coherence also guarantees that at the end of a group of stores to a given variable, all CPUs will agree on the final value for that variable. Note that cache coherence applies only to the series of values taken on by a single variable. In contrast, the memory consistency model for a given machine describes the order in which loads and stores to groups of variables will appear to occur. See Section 15.2.6 for more information.

**Cache Coherence Protocol:** A communications protocol, normally implemented in hardware, that enforces memory consistency and ordering, preventing different CPUs from seeing inconsistent views of data held in their caches.

Cache Geometry: The size and associativity of a cache is termed its geometry. Each cache may be thought of as a two-dimensional array, with rows of cache lines ("sets") that have the same hash value, and columns of cache lines ("ways") in which every cache line has a different hash value. The associativity of a given cache is its number of columns (hence the name "way"—a two-way set-associative cache has two "ways"), and the size of the cache is its number of rows multiplied by its number of columns.

- **Cache Line:** (1) The unit of data that circulates among the CPUs and memory, usually a moderate power of two in size. Typical cache-line sizes range from 16 to 256 bytes.
  - (2) A physical location in a CPU cache capable of holding one cache-line unit of data.
  - (3) A physical location in memory capable of holding one cache-line unit of data, but that it also aligned on a cache-line boundary. For example, the address of the first word of a cache line in memory will end in 0x00 on systems with 256-byte cache lines.
- Cache Miss: A cache miss occurs when data needed by the CPU is not in that CPU's cache. The data might be missing because of a number of reasons, including: (1) this CPU has never accessed the data before ("startup" or "warmup" miss), (2) this CPU has recently accessed more data than would fit in its cache, so that some of the older data had to be removed ("capacity" miss), (3) this CPU has recently accessed more data in a given set than that set could hold ("associativity" miss), (4) some other CPU has written to the data (or some other data in the same cache line) since this CPU has accessed it ("communication miss"), or (5) this CPU attempted to write to a cache line that is currently read-only, possibly due to that line being replicated in other CPUs' caches.
- **Capacity Miss:** A cache miss incurred because the corresponding CPU has recently accessed more data than will fit into the cache.
- Code Locking: A simple locking design in which a "global lock" is used to protect a set of critical sections, so that access by a given thread to that set is granted or denied based only on the set of threads currently occupying the set of critical sections, not based on what data the thread intends to access. The scalability of a code-locked program is limited by the code; increasing the size of the data set will normally not increase scalability (in fact, will typically decrease scalability by increasing "lock contention"). Contrast with "data locking".
- **Communication Miss:** A cache miss incurred because the some other CPU has written to the cache line since the last time this CPU accessed it.
- **Critical Section:** A section of code guarded by some synchronization mechanism, so that its execution

constrained by that primitive. For example, if a set of critical sections are guarded by the same global lock, then only one of those critical sections may be executing at a given time. If a thread is executing in one such critical section, any other threads must wait until the first thread completes before executing any of the critical sections in the set.

- Data Locking: A scalable locking design in which each instance of a given data structure has its own lock. If each thread is using a different instance of the data structure, then all of the threads may be executing in the set of critical sections simultaneously. Data locking has the advantage of automatically scaling to increasing numbers of CPUs as the number of instances of data grows. Contrast with "code locking".
- **Direct-Mapped Cache:** A cache with only one way, so that it may hold only one cache line with a given hash value.
- **Embarrassingly Parallel:** A problem or algorithm where adding threads does not significantly increase the overall cost of the computation, resulting in linear speedups as threads are added (assuming sufficient CPUs are available).
- **Exclusive Lock:** An exclusive lock is a mutual-exclusion mechanism that permits only one thread at a time into the set of critical sections guarded by that lock.
- False Sharing: If two CPUs each frequently write to one of a pair of data items, but the pair of data items are located in the same cache line, this cache line will be repeatedly invalidated, "ping-ponging" back and forth between the two CPUs' caches. This is a common cause of "cache thrashing", also called "cacheline bouncing" (the latter most commonly in the Linux community). False sharing can dramatically reduce both performance and scalability.
- **Fragmentation:** A memory pool that has a large amount of unused memory, but not laid out to permit satisfying a relatively small request is said to be fragmented. External fragmentation occurs when the space is divided up into small fragments lying between allocated blocks of memory, while internal fragmentation occurs when specific requests or types of requests have been allotted more memory than they actually requested.

<sup>&</sup>lt;sup>1</sup> In hardware-cache terminology, the word "set" is used in the same way that the word "bucket" is used when discussing software caches.

- **Fully Associative Cache:** A fully associative cache contains only one set, so that it can hold any subset of memory that fits within its capacity.
- Grace Period: A grace period is any contiguous time interval such that any RCU read-side critical section that began before the start of that interval has completed before the end of that same interval. Many RCU implementations define a grace period to be a time interval during which each thread has passed through at least one quiescent state. Since RCU read-side critical sections by definition cannot contain quiescent states, these two definitions are almost always interchangeable.
- **Heisenbug:** A timing-sensitive bug that disappears from sight when you add print statements or tracing in an attempt to track it down.
- **Hot Spot:** Data structure that is very heavily used, resulting in high levels of contention on the corresponding lock. One example of this situation would be a hash table with a poorly chosen hash function.
- **Humiliatingly Parallel:** A problem or algorithm where adding threads significantly *decreases* the overall cost of the computation, resulting in large superlinear speedups as threads are added (assuming sufficient CPUs are available).
- **Invalidation:** When a CPU wishes to write to a data item, it must first ensure that this data item is not present in any other CPUs' cache. If necessary, the item is removed from the other CPUs' caches via "invalidation" messages from the writing CPUs to any CPUs having a copy in their caches.
- **IPI:** Inter-processor interrupt, which is an interrupt sent from one CPU to another. IPIs are used heavily in the Linux kernel, for example, within the scheduler to alert CPUs that a high-priority process is now runnable.
- **IRQ:** Interrupt request, often used as an abbreviation for "interrupt" within the Linux kernel community, as in "irq handler".
- **Linearizable:** A sequence of operations is "linearizable" if there is at least one global ordering of the sequence that is consistent with the observations of all CPUs and/or threads. Linearizability is much prized by many researchers, but less useful in practice than one might expect [HKLP12].

- Lock: A software abstraction that can be used to guard critical sections, as such, an example of a "mutual exclusion mechanism". An "exclusive lock" permits only one thread at a time into the set of critical sections guarded by that lock, while a "reader-writer lock" permits any number of reading threads, or but one writing thread, into the set of critical sections guarded by that lock. (Just to be clear, the presence of a writer thread in any of a given reader-writer lock's critical sections will prevent any reader from entering any of that lock's critical sections and vice versa.)
- **Lock Contention:** A lock is said to be suffering contention when it is being used so heavily that there is often a CPU waiting on it. Reducing lock contention is often a concern when designing parallel algorithms and when implementing parallel programs.
- Memory Consistency: A set of properties that impose constraints on the order in which accesses to groups of variables appear to occur. Memory consistency models range from sequential consistency, a very constraining model popular in academic circles, through process consistency, release consistency, and weak consistency.
- MESI Protocol: The cache-coherence protocol featuring modified, exclusive, shared, and invalid (MESI) states, so that this protocol is named after the states that the cache lines in a given cache can take on. A modified line has been recently written to by this CPU, and is the sole representative of the current value of the corresponding memory location. An exclusive cache line has not been written to, but this CPU has the right to write to it at any time, as the line is guaranteed not to be replicated into any other CPU's cache (though the corresponding location in main memory is up to date). A shared cache line is (or might be) replicated in some other CPUs' cache, meaning that this CPU must interact with those other CPUs before writing to this cache line. An invalid cache line contains no value, instead representing "empty space" in the cache into which data from memory might be loaded.
- **Mutual-Exclusion Mechanism:** A software abstraction that regulates threads' access to "critical sections" and corresponding data.
- **NMI:** Non-maskable interrupt. As the name indicates, this is an extremely high-priority interrupt that can-

not be masked. These are used for hardware-specific purposes such as profiling. The advantage of using NMIs for profiling is that it allows you to profile code that runs with interrupts disabled.

NUCA: Non-uniform cache architecture, where groups of CPUs share caches and/or store buffers. CPUs in a group can therefore exchange cache lines with each other much more quickly than they can with CPUs in other groups. Systems comprised of CPUs with hardware threads will generally have a NUCA architecture.

NUMA: Non-uniform memory architecture, where memory is split into banks and each such bank is "close" to a group of CPUs, the group being termed a "NUMA node". An example NUMA machine is Sequent's NUMA-Q system, where each group of four CPUs had a bank of memory near by. The CPUs in a given group can access their memory much more quickly than another group's memory.

**NUMA Node:** A group of closely placed CPUs and associated memory within a larger NUMA machines. Note that a NUMA node might well have a NUCA architecture.

**Pipelined CPU:** A CPU with a pipeline, which is an internal flow of instructions internal to the CPU that is in some way similar to an assembly line, with many of the same advantages and disadvantages. In the 1960s through the early 1980s, pipelined CPUs were the province of supercomputers, but started appearing in microprocessors (such as the 80486) in the late 1980s.

**Process Consistency:** A memory-consistency model in which each CPU's stores appear to occur in program order, but in which different CPUs might see accesses from more than one CPU as occurring in different orders.

Program Order: The order in which a given thread's instructions would be executed by a now-mythical "inorder" CPU that completely executed each instruction before proceeding to the next instruction. (The reason such CPUs are now the stuff of ancient myths and legends is that they were extremely slow. These dinosaurs were one of the many victims of Moore's-Law-driven increases in CPU clock frequency. Some claim that these beasts will roam the earth once again, others vehemently disagree.)

Quiescent State: In RCU, a point in the code where there can be no references held to RCU-protected data structures, which is normally any point outside of an RCU read-side critical section. Any interval of time during which all threads pass through at least one quiescent state each is termed a "grace period".

Read-Copy Update (RCU): A synchronization mechanism that can be thought of as a replacement for reader-writer locking or reference counting. RCU provides extremely low-overhead access for readers, while writers incur additional overhead maintaining old versions for the benefit of pre-existing readers. Readers neither block nor spin, and thus cannot participate in deadlocks, however, they also can see stale data and can run concurrently with updates. RCU is thus best-suited for read-mostly situations where stale data can either be tolerated (as in routing tables) or avoided (as in the Linux kernel's System V IPC implementation).

Read-Side Critical Section: A section of code guarded by read-acquisition of some reader-writer synchronization mechanism. For example, if one set of critical sections are guarded by read-acquisition of a given global reader-writer lock, while a second set of critical section are guarded by write-acquisition of that same reader-writer lock, then the first set of critical sections will be the read-side critical sections for that lock. Any number of threads may concurrently execute the read-side critical sections, but only if no thread is executing one of the write-side critical sections.

Reader-Writer Lock: A reader-writer lock is a mutual-exclusion mechanism that permits any number of reading threads, or but one writing thread, into the set of critical sections guarded by that lock. Threads attempting to write must wait until all pre-existing reading threads release the lock, and, similarly, if there is a pre-existing writer, any threads attempting to write must wait for the writer to release the lock. A key concern for reader-writer locks is "fairness": can an unending stream of readers starve a writer or vice versa.

**Sequential Consistency:** A memory-consistency model where all memory references appear to occur in an order consistent with a single global order, and where each CPU's memory references appear to all CPUs to occur in program order.

**Store Buffer:** A small set of internal registers used by a given CPU to record pending stores while the corresponding cache lines are making their way to that CPU. Also called "store queue".

**Store Forwarding:** An arrangement where a given CPU refers to its store buffer as well as its cache so as to ensure that the software sees the memory operations performed by this CPU as if they were carried out in program order.

Super-Scalar CPU: A scalar (non-vector) CPU capable of executing multiple instructions concurrently. This is a step up from a pipelined CPU that executes multiple instructions in an assembly-line fashion—in a super-scalar CPU, each stage of the pipeline would be capable of handling more than one instruction. For example, if the conditions were exactly right, the Intel Pentium Pro CPU from the mid-1990s could execute two (and sometimes three) instructions per clock cycle. Thus, a 200 MHz Pentium Pro CPU could "retire", or complete the execution of, up to 400 million instructions per second.

**Teachable:** A topic, concept, method, or mechanism that the teacher understands completely and is therefore comfortable teaching.

Transactional Memory (TM): Shared-memory synchronization scheme featuring "transactions", each of which is an atomic sequence of operations that offers atomicity, consistency, isolation, but differ from classic transactions in that they do not offer durability. Transactional memory may be implemented either in hardware (hardware transactional memory, or HTM), in software (software transactional memory, or STM), or in a combination of hardware and software ("unbounded" transactional memory, or UTM).

**Unteachable:** A topic, concept, method, or mechanism that the teacher does not understand well is therefore uncomfortable teaching.

**Vector CPU:** A CPU that can apply a single instruction to multiple items of data concurrently. In the 1960s through the 1980s, only supercomputers had vector capabilities, but the advent of MMX in x86 CPUs and VMX in PowerPC CPUs brought vector processing to the masses.

**Write Miss:** A cache miss incurred because the corresponding CPU attempted to write to a cache line that

is read-only, most likely due to its being replicated in other CPUs' caches.

Write-Side Critical Section: A section of code guarded by write-acquisition of some reader-writer synchronization mechanism. For example, if one set of critical sections are guarded by write-acquisition of a given global reader-writer lock, while a second set of critical section are guarded by read-acquisition of that same reader-writer lock, then the first set of critical sections will be the write-side critical sections for that lock. Only one thread may execute in the write-side critical section at a time, and even then only if there are no threads are executing concurrently in any of the corresponding read-side critical sections.

# **Bibliography**

- [AA14] Maya Arbel and Hagit Attiya. Concurrent updates with RCU: Search tree as an example. In *Proceedings of the 2014 ACM Symposium on Principles of Distributed Computing*, PODC '14, pages ???-???, Paris, France, 2014. ACM.
- [AAA00] M.H.S. Amin, A.N.Omelyanchouk, and A.M.Zagoskin. Mechanisms of spontaneous current generation in an inhomogeneous d-wave superconductor. Technical report, Cornell University Library, December 2000. https://arxiv.org/pdf/cond-mat/0011416.pdf.
- [AAKL06] C. Scott Ananian, Krste Asanovic, Bradley C. Kuszmaul, and Charles E. Leiserson. Unbounded transactional memory. *IEEE Micro*, pages 59–69, January-February 2006. Available: http://www.cag.csail.mit.edu/scale/papers/utm-ieeemicro2006.pdf [Viewed December 21, 2006].
- [Aar17] Scott Aaronson. 2<sup>n</sup> is exponential, but 2<sup>50</sup> is finite, October 2017. https://www.scottaaronson.com/blog/?p=3512.
- [AB13] Samy Al Bahra. Nonblocking algorithms and scalable multicore programming. *Commun. ACM*, 56(7):50–61, July 2013.
- [ABCC07] David L. Applegate, Robert M. Bixby, Vasek Chvátal, and William J. Cook. *The Traveling Salesman Problem.* Princeton University Press, 2007.
- [ABD<sup>+</sup>97] Jennifer M. Anderson, Lance M. Berc, Jeffrey Dean, Sanjay Ghemawat, Monika R. Henzinger, Shun-Tak A. Leung, Richard L. Sites, Mark T. Vandevoorde, Carl A. Waldspurger, and William E. Weihl. Continuous profiling: Where have all the cycles gone? In *Proceedings of the 16<sup>th</sup> ACM Symposium on Operating Systems Principles*, pages 1–14, New York, NY, October 1997.
- [ACHS13] Dan Alistarh, Keren Censor-Hillel, and Nir Shavit. Are lock-free concurrent algorithms practically wait-free?, December 2013. ArXiv:1311.3200v2.
- [ACMS03] Andrea Arcangeli, Mingming Cao, Paul E. McKenney, and Dipankar Sarma. Using read-copy update techniques for System V IPC in the Linux 2.5 kernel. In *Proceedings of the 2003 USENIX Annual Technical Conference (FREENIX Track)*, pages 297–310, San Antonio, Texas, USA, June 2003. USENIX Association.
- [Ada11] Andrew Adamatzky. Slime mould solves maze in one pass . . . assisted by gradient of chemo-attractants, August 2011. http://arxiv.org/abs/1108.4956.
- [Adv02] Advanced Micro Devices. *AMD x86-64 Architecture Programmer's Manual Volumes 1-5*, 2002.

[AGH<sup>+</sup>11a] Hagit Attiya, Rachid Guerraoui, Danny Hendler, Petr Kuznetsov, Maged M. Michael, and Martin Vechev. Laws of order: Expensive synchronization in concurrent algorithms cannot be eliminated. In 38<sup>th</sup> ACM SIGACT-SIGPLAN Symposium on Principles of Programming Languages, pages 487–498, Austin, TX, USA, 2011. ACM.

- [AGH<sup>+</sup>11b] Hagit Attiya, Rachid Guerraoui, Danny Hendler, Petr Kuznetsov, Maged M. Michael, and Martin Vechev. Laws of order: Expensive synchronization in concurrent algorithms cannot be eliminated. *SIGPLAN Not.*, 46(1):487–498, January 2011.
- [AHS+03] J. Appavoo, K. Hui, C. A. N. Soules, R. W. Wisniewski, D. M. Da Silva, O. Krieger, M. A. Auslander, D. J. Edelsohn, B. Gamsa, G. R. Ganger, P. McKenney, M. Ostrowski, B. Rosenburg, M. Stumm, and J. Xenidis. Enabling autonomic behavior in systems software with hot swapping. *IBM Systems Journal*, 42(1):60–76, January 2003.
- [AKNT13] Jade Alglave, Daniel Kroening, Vincent Nimal, and Michael Tautschnig. Software verification for weak memory via program transformation. In Proceedings of the 22nd European conference on Programming Languages and Systems, ESOP'13, pages 512–532, Rome, Italy, 2013. Springer-Verlag.
- [AKS04] Manindra Agrawal, Neeraj Kayal, and Nitin Saxena. PRIMES is in P. *Annals of Mathematics*, 160(2):781–793, September 2004.
- [AKT13] Jade Alglave, Daniel Kroening, and Michael Tautschnig. Partial orders for efficient Bounded Model Checking of concurrent software. In *Computer Aided Verification (CAV)*, volume 8044 of *LNCS*, pages 141–157. Springer, 2013.
- [Ale79] Christopher Alexander. *The Timeless Way of Building*. Oxford University Press, New York, 1979.
- [Alg13] Jade Alglave. Weakness is a virtue. In (EC)<sup>2</sup> 2013: 6<sup>th</sup> International Workshop on Exploiting Concurrency Efficiently and Correctly, page 3, 2013.
- [AM15] Maya Arbel and Adam Morrison. Predicate rcu: An rcu for scalable concurrent updates. *SIGPLAN Not.*, 50(8):21–30, January 2015.
- [Amd67] Gene Amdahl. Validity of the single processor approach to achieving large-scale computing capabilities. In *AFIPS Conference Proceedings*, pages 483–485, Washington, DC, USA, 1967. IEEE Computer Society.
- [AMD17] AMD. OpenCL<sup>™</sup> zone—accelerate your applications, January 2017. http://developer.amd.com/tools-and-sdks/opencl-zone/.
- [Ami15] Mohammad H. Amin. Searching for quantum speedup in quasistatic quantum annealers. Technical report, Cornell University Library, November 2015. https://arxiv.org/pdf/1503.04216.pdf.
- [AMM+17a] Jade Alglave, Luc Maranget, Paul E. McKenney, Andrea Parri, and Alan Stern. A formal kernel memory-ordering model (part 1), April 2017. https://lwn.net/Articles/718628/.
- [AMM+17b] Jade Alglave, Luc Maranget, Paul E. McKenney, Andrea Parri, and Alan Stern. A formal kernel memory-ordering model (part 2), April 2017. https://lwn.net/Articles/720550/.

[AMP+11] Jade Alglave, Luc Maranget, Pankaj Pawan, Susmit Sarkar, Peter Sewell, Derek Williams, and Francesco Zappa Nardelli. PPCMEM/ARM-MEM: A tool for exploring the POWER and ARM memory models, June 2011. http://www.cl.cam.ac.uk/~pes20/ppc-supplemental/pldi105-sarkar.pdf.

- [AMT14] Jade Alglave, Luc Maranget, and Michael Tautschnig. Herding cats: Modelling, simulation, testing, and data-mining for weak memory. In *Proceedings of the 35th ACM SIGPLAN Conference on Programming Language Design and Implementation*, PLDI '14, pages 40–40, Edinburgh, United Kingdom, 2014. ACM.
- [And90] T. E. Anderson. The performance of spin lock alternatives for shared-memory multiprocessors. *IEEE Transactions on Parallel and Distributed Systems*, 1(1):6–16, January 1990.
- [And91] Gregory R. Andrews. *Concurrent Programming, Principles, and Practices*. Benjamin Cummins, 1991.
- [ARM10] ARM Limited. ARM Architecture Reference Manual: ARMv7-A and ARMv7-R Edition, 2010.
- [ARM17] ARM Limited. ARM Architecture Reference Manual (ARMv8, for ARMv8-A architecture profile), 2017.
- [AS09] Gilles Audemard and Laurent Simon. Predicting learnt clauses quality in modern sat solvers. In *Proceedings of the 21st International Jont Conference on Artifical Intelligence*, IJCAI'09, pages 399–404, Pasadena, California, USA, 2009. Morgan Kaufmann Publishers Inc.
- [Ash15] Mike Ash. Concurrent memory deallocation in the objective-c runtime, May 2015. mikeash.com: just this guy, you know?
- [ATC<sup>+</sup>11] Ege Akpinar, Sasa Tomic, Adrian Cristal, Osman Unsal, and Mateo Valero. A comprehensive study of conflict resolution policies in hardware transactional memory. In *TRANSACT 2011*, New Orleans, LA, USA, June 2011. ACM SIGPLAN.
- [ATS09] Ali-Reza Adl-Tabatabai and Tatiana Shpeisman. Draft specification of transactional language constructs for c++, August 2009. URL: https://software.intel.com/sites/default/files/ee/47/21569 (may need to append .pdf to view after download).
- [AVM<sup>+</sup>15] Tameem Albash, Walter Vinci, Anurag Mishra, Paul A. Warburton, and Daniel A. Lidar. Consistency tests of classical and quantum models for a quantum annealer. *Phys. Rev. A*, 91:042314, Apr 2015.
- [BA01] Jeff Bonwick and Jonathan Adams. Magazines and vmem: Extending the slab allocator to many CPUs and arbitrary resources. In *USENIX Annual Technical Conference, General Track 2001*, pages 15–33, 2001.
- [BBC<sup>+</sup>17] Lev S. Bishop, Sergey Bravyi, Andrew Cross, Jay M. Gambetta, and John Smolin. Quantum volume, March 2017. https://dal.objectstorage.open.softlayer.com/v1/AUTH\_ 039c3bf6e6e54d76b8e66152e2f87877/community-documents/quatnum-volumehp08co1vbo0cc8fr.pdf.
- [BD13] Paolo Bonzini and Mike Day. RCU implementation for Qemu, August 2013. http://lists.gnu.org/archive/html/qemu-devel/2013-08/msg02055.html.

[BD14] Hans-J. Boehm and Brian Demsky. Outlawing ghosts: Avoiding out-of-thinair results. In *Proceedings of the Workshop on Memory Systems Performance* and Correctness, MSPC '14, pages 7:1–7:6, Edinburgh, United Kingdom, 2014. ACM.

- [Bec11] Pete Becker. Working draft, standard for programming language C++, February 2011. http://www.open-std.org/jtc1/sc22/wg21/docs/papers/2011/n3242.pdf.
- [Bel64] John S. Bell. On the Einstein Podolsky Rosen paradox. *Physics*, 1(3):195–200, 1964.
- [Ben73] C. H. Bennett. Logical reversibility of computation. *IBM J. Res. Dev.*, 17(6):525–532, November 1973.
- [BG87] D. Bertsekas and R. Gallager. *Data Networks*. Prentice-Hall, Inc., 1987.
- [BGMT17] Sergey Bravyi, Jay M. Gambetta, Antonio Mezzacapo, and Kristan Temme. Tapering off qubits to simulate fermionic Hamiltonians. Technical report, Cornell University Library, January 2017. https://arxiv.org/abs/1701.08213.
- [Bha14] Srivatsa S. Bhat. percpu\_rwlock: Implement the core design of per-CPU reader-writer locks, February 2014. https://patchwork.kernel.org/patch/2157401/.
- [BHG87] Philip A. Bernstein, Vassos Hadzilacos, and Nathan Goodman. *Concurrency Control and Recovery in Database Systems*. Addison Wesley Publishing Company, 1987.
- [BHS07] Frank Buschmann, Kevlin Henney, and Douglas C. Schmidt. *Pattern-Oriented Software Architecture Volume 4: A Pattern Language for Distributed Computing*. Wiley, Chichester, West Sussex, England, 2007.
- [BJ12] Rex Black and Capers Jones. Economics of software quality: An interview with Capers Jones, part 1 of 2 (podcast transcript), January 2012. http://www.informit.com/articles/article.aspx?p=1824791.
- [BK85] Bob Beck and Bob Kasten. VLSI assist in building a multiprocessor UNIX system. In *USENIX Conference Proceedings*, pages 255–275, Portland, OR, June 1985. USENIX Association.
- [BKM<sup>+</sup>13] R. Barends, J. Kelly, A. Megrant, D. Sank, E. Jeffrey, Y. Chen, Y. Yin, B. Chiaro, J. Mutus, C. Neill, P. O'Malley, P. Roushan, J. Wenner, T. C. White, A. N. Cleland, and John M. Martinis. Coherent josephson qubit suitable for scalable quantum integrated circuits. *Phys. Rev. Lett.*, 111:080502, Aug 2013.
- [BLM05] C. Blundell, E. C. Lewis, and M. Martin. Deconstructing transactional semantics: The subtleties of atomicity. In *Annual Workshop on Duplicating, Deconstructing, and Debunking (WDDD)*, June 2005. Available: http://www.cis.upenn.edu/acg/papers/wddd05\_atomic\_semantics.pdf [Viewed June 4, 2009].
- [BLM06] C. Blundell, E. C. Lewis, and M. Martin. Subtleties of transactional memory and atomicity semantics. *Computer Architecture Letters*, 5(2), 2006. Available: http://www.cis.upenn.edu/acg/papers/cal06\_atomic\_semantics.pdf [Viewed June 4, 2009].

[BMMM05] Luke Browning, Thomas Mathews, Paul E. McKenney, and James Moody. Apparatus, method, and computer program product for converting simple locks in a multiprocessor system. US Patent 6,842,809, US Patent and Trademark Office, Washington, DC, January 2005.

- [BMN<sup>+</sup>15] Mark Batty, Kayvan Memarian, Kyndylan Nienhuis, Jean Pichon-Pharabod, and Peter Sewell. The problem of programming language concurrency semantics. In Jan Vitek, editor, *Programming Languages and Systems*, volume 9032 of *Lecture Notes in Computer Science*, pages 283–307. Springer Berlin Heidelberg, 2015.
- [BMP08] R. F. Berry, P. E. McKenney, and F. N. Parr. Responsive systems: An introduction. *IBM Systems Journal*, 47(2):197–206, April 2008.
- [Boe09] Hans-J. Boehm. Transactional memory should be an implementation technique, not a programming interface. In *HOTPAR 2009*, page 6, Berkeley, CA, USA, March 2009. Available: http://www.usenix.org/event/hotpar09/tech/full\_papers/boehm/boehm.pdf [Viewed May 24, 2009].
- [Boh01] Kristoffer Bohmann. Response time still matters, July 2001. URL: http://www.bohmann.dk/articles/response\_time\_still\_matters.html [broken, November 2016].
- [Bor06] Richard Bornat. Dividing the sheep from the goats, January 2006. Seminar at School of Computing, Univ. of Kent. Abstract is available at https://www.cs.kent.ac.uk/seminar\_archive/2005\_06/abs\_2006\_01\_24.html. Retracted in July 2014: http://www.eis.mdx.ac.uk/staffpages/r\_bornat/papers/camel\_hump\_retraction.pdf.
- [BPP+16] Adam Belay, George Prekas, Mia Primorac, Ana Klimovic, Samuel Grossman, Christos Kozyrakis, and Edouard Bugnion. The ix operating system: Combining low latency, high throughput, and efficiency in a protected dataplane. *ACM Trans. Comput. Syst.*, 34(4):11:1–11:39, December 2016.
- [BQG86] G. Binnig, C. F. Quate, and C. Gerber. Atomic force microscope. *Physical Review Letters*, 56:930–933, March 1986.
- [Bra07] Reg Braithwaite. Don't overthink fizzbuzz, January 2007. http://weblog.raganwald.com/2007/01/dont-overthink-fizzbuzz.html.
- [Bra11] Björn Brandenburg. Scheduling and Locking in Multiprocessor Real-Time Operating Systems. PhD thesis, The University of North Carolina at Chapel Hill, 2011. URL: https://www.cs.unc.edu/~anderson/diss/bbbdiss.pdf.
- [BRGW82] G. Binnig, H. Rohrer, Ch. Gerber, and E. Weibel. Surface studies by scanning tunneling microscopy. *Phys. Rev. Lett.*, 49(1):57–61, July 1982.
- [Bro90] Malcolm W. Browne. 2 researchers spell 'I.B.M.,' atom by atom, April 1990. http://www.nytimes.com/1990/04/05/us/2-researchers-spell-ibm-atom-by-atom.html.
- [BS14] Mark Batty and Peter Sewell. The thin-air problem, February 2014. http://www.cl.cam.ac.uk/~pes20/cpp/notes42.html.
- [Bur14] Jeffrey Burt. Google developing quantum computing chip, September 2014. http://www.eweek.com/servers/google-developing-quantum-computing-chip.html.

[But97] David Butenhof. *Programming with POSIX Threads*. Addison-Wesley, Boston, MA, USA, 1997.

- [BW14] Silas Boyd-Wickizer. Optimizing Communications Bottlenecks in Multiprocessor Operating Systems Kernels. PhD thesis, Massachusetts Institute of Technology, 2014. https://pdos.csail.mit.edu/papers/sbw-phd-thesis.pdf.
- [CAK+96] Crispin Cowan, Tito Autrey, Charles Krasic, Calton Pu, and Jonathan Walpole. Fast concurrent dynamic linking for an adaptive operating system. In *International Conference on Configurable Distributed Systems (ICCDS'96)*, page 108, Annapolis, MD, May 1996.
- [CBM<sup>+</sup>08] Calin Cascaval, Colin Blundell, Maged Michael, Harold W. Cain, Peng Wu, Stefanie Chiras, and Siddhartha Chatterjee. Software transactional memory: Why is it only a research toy? *ACM Queue*, September 2008.
- [CCB+17] Giorgio Colangelo, Ferran Martin Ciurana, Lorena C. Bianchet, Robert J. Sewell, and Morgan W. Mitchell. Simultaneous tracking of spin angle and amplitude beyond classical limits. *Nature*, 543:525–528, 2017.
- [CD17] Steve Campbell and Sebastian Deffner. Trade-off between speed and cost in shortcuts to adiabaticity. *Phys. Rev. Lett.*, 118:100601, Mar 2017.
- [CGF<sup>+</sup>17] Zheng Chen, Zhi-Gang Gu, Wen-Qiang Fu, Fei Wang, , and Jian Zhang. A confined fabrication of perovskite quantum dots in oriented MOF thin film. *ACS Appl. Mater. Interfaces*, 8(42):28737–28742, August 2017.
- [CGWB17] Henry Corrigan-Gibbs, David J. Wu, and Dan Boneh. Quantum operating systems. In 17th Workshop on Hot Topics in Operating Systems, HotOS XVI, Whistler, BC, Canada, May 7-10, 2017, May 2017.
- [Che17] Stephen Chen. China hits milestone in developing quantum computer 'to eclipse all others', May 2017. http://www.scmp.com/news/china/policies-politics/article/2092635/chinese-scientists-claim-milestone-developing-quantum.
- [Chi16] Richard Chirgwin. Google tests its own quantum computer âÅŞ both qubits of it, July 2016. https://www.theregister.co.uk/2016/07/21/google\_tests\_a\_quantum\_computer\_its\_own\_both\_qubits\_of\_it/.
- [Chi17a] Richard Chirgwin. Forget the 'simulated universe', say boffins, no simulator could hit the required scale, October 2017. https://www.theregister.co.uk/2017/10/03/forget\_the\_simulated\_universe\_say\_boffins/.
- [Chi17b] Richard Chirgwin. Google: We don't have a quantum computer yet, but we have a compiler, October 2017. https://www.theregister.co.uk/2017/10/24/google\_we\_dont\_have\_a\_quantum\_computer\_yet\_but\_we\_have\_a\_compiler/.
- [Cho13] Charles Choi. Google and nasa launch quantum computing ai lab, May 2013. https://www.technologyreview.com/s/514846/google-and-nasa-launch-quantum-computing-ai-lab/.
- [Cho14] Adrian Cho. Quantum or not, controversial computer yields no speedup. *Science*, 344:1330–1331, June 2014.
- [CHP71] P. J. Courtois, F. Heymans, and D. L. Parnas. Concurrent control with "readers" and "writers". *Communications of the ACM*, 14(10):667–668, October 1971.

[Chr76] Nicos Christofides. Worst-case analysis of a new heuristic for the traveling salesman problem. Technical report, Graduate School of Industrial Administration, Carnegie-Mellon University, February 1976. Technical Report 388.

- [CKL04] Edmund Clarke, Daniel Kroening, and Flavio Lerda. A tool for checking ANSI-C programs. In Kurt Jensen and Andreas Podelski, editors, *Tools and Algorithms for the Construction and Analysis of Systems (TACAS 2004)*, volume 2988 of *Lecture Notes in Computer Science*, pages 168–176. Springer, 2004.
- [CKZ12] Austin Clements, Frans Kaashoek, and Nickolai Zeldovich. Scalable address spaces using RCU balanced trees. In *Architectural Support for Programming Languages and Operating Systems (ASPLOS 2012)*, pages 199–210, London, UK, March 2012. ACM.
- [CKZ+13] Austin T. Clements, M. Frans Kaashoek, Nickolai Zeldovich, Robert T. Morris, and Eddie Kohler. The scalable commutativity rule: Designing scalable software for multicore processors. In *Proceedings of the Twenty-Fourth ACM Symposium on Operating Systems Principles*, SOSP '13, pages 1–17, Farminton, Pennsylvania, 2013. ACM.
- [Cli09] Cliff Click. And now some hardware transactional memory comments..., February 2009. URL: http://www.cliffc.org/blog/2009/02/25/and-now-some-hardware-transactional-memory-comments/.
- [CLRS01] T.H. Cormen, C.E. Leiserson, R.L. Rivest, and C. Stein. *Introduction to Algorithms, Second Edition*. MIT electrical engineering and computer science series. MIT Press, 2001.
- [CMS+15] A.D. Córcoles, Easwar Magesan, Srikanth J. Srinivasan, Andrew W. Cross, M. Steffen, Jay M. Gambetta, and Jerry M. Chow. Demonstration of a quantum error detection code using a square lattice of four superconducting qubits. *Nature Communications*, 6(6979), 2015.
- [Com01] Compaq Computer Corporation. Shared memory, threads, interprocess communication, August 2001. Available: http://h71000.www7.hp.com/wizard/wiz\_2637.html.
- [Cor02] Compaq Computer Corporation. *Alpha Architecture Reference Manual*. Digital Press, fourth edition, 2002.
- [Cor04a] Jonathan Corbet. Approaches to realtime Linux, October 2004. URL: http://lwn.net/Articles/106010/.
- [Cor04b] Jonathan Corbet. Finding kernel problems automatically, June 2004. http://lwn.net/Articles/87538/.
- [Cor04c] Jonathan Corbet. Realtime preemption, part 2, October 2004. URL: http://lwn.net/Articles/107269/.
- [Cor06a] Jonathan Corbet. The kernel lock validator, May 2006. Available: http://lwn.net/Articles/185666/[Viewed: March 26, 2010].
- [Cor06b] Jonathan Corbet. Priority inheritance in the kernel, April 2006. Available: http://lwn.net/Articles/178253/ [Viewed June 29, 2009].
- [Cor10] Jonathan Corbet. Deache scalability and reu-walk, December 2010. Available: https://lwn.net/Articles/419811/ [Viewed May 29, 2017].
- [Cor11] Jonathan Corbet. How to ruin linus's vacation, July 2011. Available: https://lwn.net/Articles/452117/ [Viewed May 29, 2017].

[Cor12] Jonathan Corbet. ACCESS\_ONCE(), August 2012. http://lwn.net/Articles/508991/.

- [Cor13] Jonathan Corbet. (nearly) full tickless operation in 3.10, May 2013. http://lwn.net/Articles/549580/.
- [Cor14a] Jonathan Corbet. Relativistic hash tables, part 1: Algorithms, September 2014. http://lwn.net/Articles/612021/.
- [Cor14b] Jonathan Corbet. Relativistic hash tables, part 2: Implementation, September 2014. http://lwn.net/Articles/612100/.
- [Cor17] Intel Corporation. Intel delivers 17-qubit superconducting chip with advanced packaging to qutech, October 2017. https://newsroom.intel.com/news/intel-delivers-17-qubit-superconducting-chip-advanced-packaging-qutech/.
- [Cou17] Rachel Courtland. Google plans to demonstrate the supremacy of quantum computing, May 2017. https://spectrum.ieee.org/computing/hardware/google-plans-to-demonstrate-the-supremacy-of-quantum-computing.
- [Cra93] Travis Craig. Building FIFO and priority-queuing spin locks from atomic swap. Technical Report 93-02-02, University of Washington, Seattle, Washington, February 1993.
- [CRKH05] Jonathan Corbet, Alessandro Rubini, and Greg Kroah-Hartman. *Linux Device Drivers*. O'Reilly Media, Inc., third edition, 2005. URL: https://lwn.net/Kernel/LDD3/.
- [CSG99] David E. Culler, Jaswinder Pal Singh, and Anoop Gupta. *Parallel Computer Architecture: a Hardware/Software Approach*. Morgan Kaufman, 1999.
- [D-W17] D-Wave Systems. D-Wave: The quantum computing company, March 2017. https://www.dwavesys.com/.
- [Dat82] C. J. Date. *An Introduction to Database Systems*, volume 1. Addison-Wesley Publishing Company, 1982.
- [DBA09] Saeed Dehnadi, Richard Bornat, and Ray Adams. Meta-analysis of the effect of consistency on success in early learning of programming. In *PPIG* 2009, pages 1–13, University of Limerick, Ireland, June 2009. Psychology of Programming Interest Group.
- [DCW+11] Luke Dalessandro, Francois Carouge, Sean White, Yossi Lev, Mark Moir, Michael L. Scott, and Michael F. Spear. Hybrid NOrec: A case study in the effectiveness of best effort hardware transactional memory. In *Proceedings of the 16th International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS)*, ASPLOS '11, pages ???-???, Newport Beach, CA, USA, 2011. ACM.
- [DDPA12] Leonid Dubrovinsky, Natalia Dubrovinskaia, Vitali B. Prakapenka, and Artem M Abakumov. Implementation of micro-ball nanodiamond anvils for high-pressure studies above 6 Mbar. *Nat. Commun.*, 3, 2012.
- [Dep06] Department of Computing and Information Systems, University of Melbourne. CSIRAC, 2006. http://www.cis.unimelb.edu.au/about/csirac/.
- [Des09a] Mathieu Desnoyers. Low-Impact Operating System Tracing. PhD thesis, Ecole Polytechnique de Montréal, December 2009. Available:

- http://www.lttng.org/pub/thesis/desnoyers-dissertation-2009-12.pdf [Viewed December 9, 2009].
- [Des09b] Mathieu Desnoyers. [RFC git tree] userspace RCU (urcu) for Linux, February 2009. http://liburcu.org.
- [DFGG11] Aleksandar Dragovejic, Pascal Felber, Vincent Gramoli, and Rachid Guerraoui. Why STM can be more than a research toy. *Communications of the ACM*, pages 70–77, April 2011.
- [DHJ<sup>+</sup>07] Giuseppe DeCandia, Deniz Hastorun, Madan Jampani, Gunavardhan Kakulapati, Avinash Lakshman, Alex Pilchin, Swaminathan Sivasubramanian, Peter Vosshall, and Werner Vogels. Dynamo: Amazon's highly available key-value store. *SIGOPS Oper. Syst. Rev.*, 41(6):205–220, October 2007.
- [DHK12] Vijay D'Silva, Leopold Haller, and Daniel Kroening. Satisfiability solvers are static analyzers. In *Static Analysis Symposium (SAS)*, volume 7460 of *LNCS*, pages 317–333. Springer, 2012.
- [DHL<sup>+</sup>08] Dave Dice, Maurice Herlihy, Doug Lea, Yossi Lev, Victor Luchangco, Wayne Mesard, Mark Moir, Kevin Moore, and Dan Nussbaum. Applications of the adaptive transactional memory test platform. In 3<sup>rd</sup> ACM SIGPLAN Workshop on Transactional Computing, pages 1–10, Salt Lake City, UT, USA, February 2008.
- [Dig89] Digital Systems Research Center. An Introduction to Programming with Threads, January 1989.
- [Dij65] E. W. Dijkstra. Solution of a problem in concurrent programming control. *Communications of the ACM*, 8(9):569, Sept 1965.
- [Dij68] Edsger W. Dijkstra. Letters to the editor: Go to statement considered harmful. *Commun. ACM*, 11(3):147–148, March 1968.
- [Dij71] Edsger W. Dijkstra. Hierarchical ordering of sequential processes. *Acta Informatica*, 1(2):115–138, 1971. Available: http://www.cs.utexas.edu/users/EWD/ewd03xx/EWD310.PDF [Viewed January 13, 2008].
- [DKS89] Alan Demers, Srinivasan Keshav, and Scott Shenker. Analysis and simulation of a fair queuing algorithm. *SIGCOMM* '89, pages 1–12, 1989.
- [DLM<sup>+</sup>10] Dave Dice, Yossi Lev, Virendra J. Marathe, Mark Moir, Dan Nussbaum, and Marek Oleszewski. Simplifying concurrent algorithms by exploiting hardware transactional memory. In *Proceedings of the 22nd ACM symposium on Parallelism in algorithms and architectures*, SPAA '10, pages 325–334, Thira, Santorini, Greece, 2010. ACM.
- [DLMN09] Dave Dice, Yossi Lev, Mark Moir, and Dan Nussbaum. Early experience with a commercial hardware transactional memory implementation. In *Fourteenth International Conference on Architectural Support for Programming Languages and Operating Systems (ASPLOS '09)*, pages 157–168, Washington, DC, USA, March 2009.
- [DMD13] Mathieu Desnoyers, Paul E. McKenney, and Michel R. Dagenais. Multi-core systems modeling for formal verification of parallel algorithms. *SIGOPS Oper. Syst. Rev.*, 47(2):51–65, July 2013.
- [DMS<sup>+</sup>12] Mathieu Desnoyers, Paul E. McKenney, Alan Stern, Michel R. Dagenais, and Jonathan Walpole. User-level implementations of read-copy update. *IEEE Transactions on Parallel and Distributed Systems*, 23:375–382, 2012.

[Dov90] Ken F. Dove. A high capacity TCP/IP in parallel STREAMS. In *UKUUG Conference Proceedings*, London, June 1990.

- [Dre11] Ulrich Drepper. Futexes are tricky. Technical Report FAT2011, Red Hat, Inc., Raleigh, NC, USA, November 2011.
- [DSS06] Dave Dice, Ori Shalev, and Nir Shavit. Transactional locking II. In *Proc. International Symposium on Distributed Computing*. Springer Verlag, 2006.
- [Duf10a] Joe Duffy. A (brief) retrospective on transactional memory, January 2010. http://joeduffyblog.com/2010/01/03/a-brief-retrospective-on-transactional-memory/.
- [Duf10b] Joe Duffy. More thoughts on transactional memory, May 2010. http://joeduffyblog.com/2010/05/16/more-thoughts-on-transactional-memory/.
- [Dug10] Abhinav Duggal. Stopping data races using redflag. Master's thesis, Stony Brook University, 2010.
- [Edg13] Jake Edge. The future of realtime Linux, November 2013. URL: http://lwn.net/Articles/572740/.
- [Edg14] Jake Edge. The future of the realtime patch set, October 2014. URL: http://lwn.net/Articles/617140/.
- [EGCD03] T. A. El-Ghazawi, W. W. Carlson, and J. M. Draper. UPC language specifications v1.1, May 2003. Available: http://upc.gwu.edu [Viewed September 19, 2008].
- [EGMdB11] Stephane Eranian, Eric Gouriou, Tipp Moseley, and Willem de Bruijn. Linux kernel profiling with perf, June 2011. https://perf.wiki.kernel.org/index.php/Tutorial.
- [Ell80] Carla Schlatter Ellis. Concurrent search and insertion in avl trees. *IEEE Transactions on Computers*, C-29(9):811–817, September 1980.
- [ELLM07] Faith Ellen, Yossi Lev, Victor Luchangco, and Mark Moir. Snzi: scalable non-zero indicators. In *Proceedings of the twenty-sixth annual ACM symposium on Principles of distributed computing*, PODC '07, pages 13–22, Portland, Oregon, USA, 2007. ACM.
- [Eng68] Douglas Engelbart. The demo, December 1968. URL: http://dougengelbart.org/firsts/dougs-1968-demo.html.
- [ENS05] Ryan Eccles, Blair Nonneck, and Deborah A. Stacey. Exploring parallel programming knowledge in the novice. In *HPCS '05: Proceedings of the 19th International Symposium on High Performance Computing Systems and Applications*, pages 97–102, Guelph, Ontario, Canada, 2005. IEEE Computer Society.
- [Eri08] Christer Ericson. Aiding pathfinding with cellular automata, June 2008. http://realtimecollisiondetection.net/blog/?p=57.
- [ES90] Margaret A. Ellis and Bjarne Stroustrup. *The Annotated C++ Reference Manual*. Addison Wesley, 1990.
- [ES05] Ryan Eccles and Deborah A. Stacey. Understanding the parallel programmer. In *HPCS '05: Proceedings of the 19th International Symposium on High Performance Computing Systems and Applications*, pages 156–160, Guelph, Ontario, Canada, 2005. IEEE Computer Society.

[ESHO14] James Ezick, Jonathan Springer, Tom Henretty, and Chanseok Oh. Extreme sat-based constraint solving with r-solve. In *Proceedings of the IEEE High Performance Extreme Computing Conference*, Waltham, MA, USA, September 2014. IEEE.

- [ETH11] ETH Zurich. Parallel solver for a perfect maze, March 2011. URL: http://nativesystems.inf.ethz.ch/pub/Main/WebHomeLecturesParallelProgrammingExercises/pp2011hw04.pdf [broken, November 2016].
- [Fel50] W. Feller. *An Introduction to Probability Theory and its Applications*. John Wiley, 1950.
- [Fey59] Richard P. Feynman. Plenty of room at the bottom, December 1959. http://www.its.caltech.edu/~feynman/plenty.html.
- [Fey82] Richard P. Feynman. Simulating physics with computers. *International Journal of Theoretical Physics*, 21(6):467–488, 1982.
- [Fey85] R. Feynman. Quantum mechanical computers. *Optics News*, 11(2):11–20, February 1985.
- [Fos10] Ron Fosner. Scalable multithreaded programming with tasks. *MSDN Magazine*, 2010(11):60–69, November 2010. http://msdn.microsoft.com/en-us/magazine/gg309176.aspx.
- [FPB79] Jr. Frederick P. Brooks. *The Mythical Man-Month*. Addison-Wesley, 1979.
- [FRK02] Hubertus Francke, Rusty Russell, and Matthew Kirkwood. Fuss, futexes and furwocks: Fast userlevel locking in linux. In *Ottawa Linux Symposium*, pages 479–495, June 2002. Available: http://www.kernel.org/doc/ols/2002/ols2002-pages-479-495.pdf [Viewed May 22, 2011].
- [FSP+17] Shaked Flur, Susmit Sarkar, Christopher Pulte, Kyndylan Nienhuis, Luc Maranget, Kathryn E. Gray, Ali Sezgin, Mark Batty, and Peter Sewell. Mixed-size concurrency: Arm, power, c/c++11, and sc. *SIGPLAN Not.*, 52(1):429–442, January 2017.
- [GAJM15] Alex Groce, Iftekhar Ahmed, Carlos Jensen, and Paul E. McKenney. How verified is my code? falsification-driven verification (t). In *Proceedings of the 2015 30th IEEE/ACM International Conference on Automated Software Engineering (ASE)*, ASE '15, pages 737–748, Washington, DC, USA, 2015. IEEE Computer Society.
- [Gar90] Arun Garg. Parallel STREAMS: a multi-processor implementation. In *USENIX Conference Proceedings*, pages 163–176, Berkeley CA, February 1990. USENIX Association.
- [Gar07] Bryan Gardiner. Idf: Gordon moore predicts end of moore's law (again), September 2007. Available: http://blog.wired.com/business/2007/09/idf-gordon-mo-1.html [Viewed: November 28, 2008].
- [GC96] Michael Greenwald and David R. Cheriton. The synergy between non-blocking synchronization and operating system structure. In *Proceedings of the Second Symposium on Operating Systems Design and Implementation*, pages 123–136, Seattle, WA, October 1996. USENIX Association.
- [GDZE10] Olga Golovanevsky, Alon Dayan, Ayal Zaks, and David Edelsohn. Trace-based data layout optimizations for multi-core processors. In *Proceedings of*

- the 5th International Conference on High Performance Embedded Architectures and Compilers, HiPEAC'10, pages 81–95, Pisa, Italy, 2010. Springer-Verlag.
- [GG14] Vincent Gramoli and Rachid Guerraoui. Democratizing transactional programming. *Commun. ACM*, 57(1):86–93, January 2014.
- [Gha95] Kourosh Gharachorloo. Memory consistency models for shared-memory multiprocessors. Technical Report CSL-TR-95-685, Computer Systems Laboratory, Departments of Electrical Engineering and Computer Science, Stanford University, Stanford, CA, December 1995. Available: http://www.hpl.hp.com/techreports/Compaq-DEC/WRL-95-9.pdf [Viewed: October 11, 2004].
- [GHH<sup>+</sup>14] Alex Groce, Klaus Havelund, Gerard J. Holzmann, Rajeev Joshi, and Ru-Gang Xu. Establishing flight software reliability: testing, model checking, constraint-solving, monitoring and learning. *Ann. Math. Artif. Intell.*, 70(4):315–349, 2014.
- [GHJV95] Erich Gamma, Richard Helm, Ralph Johnson, and John Vlissides. *Design Patterns: Elements of Reusable Object-Oriented Software*. Addison-Wesley, 1995.
- [Gil17] Dario Gil. Paving the path to universal quantum computing, March 2017. https://www.ibm.com/blogs/think/2017/03/ibm-quantum/.
- [GKAS99] Ben Gamsa, Orran Krieger, Jonathan Appavoo, and Michael Stumm. Tornado: Maximizing locality and concurrency in a shared memory multiprocessor operating system. In *Proceedings of the 3<sup>rd</sup> Symposium on Operating System Design and Implementation*, pages 87–100, New Orleans, LA, February 1999.
- [GKP13] Justin Gottschlich, Rob Knauerhase, and Gilles Pokam. But how do we really debug transactional memory? In 5<sup>th</sup> USENIX Workshop on Hot Topics in Parallelism (HotPar 2013), San Jose, CA, USA, June 2013.
- [GKPS95] Ben Gamsa, Orran Krieger, E. Parsons, and Michael Stumm. Performance issues for multiprocessor operating systems, November 1995. Technical Report CSRI-339, Available: ftp://ftp.cs.toronto.edu/pub/reports/csri/339/339.ps.
- [Gle10] Thomas Gleixner. Realtime linux: academia v. reality, July 2010. URL: http://lwn.net/Articles/397422/.
- [Gle12] Thomas Gleixner. Linux -rt kvm guest demo, December 2012. Personal communication.
- [GMTW08] D. Guniguntala, P. E. McKenney, J. Triplett, and J. Walpole. The read-copyupdate mechanism for supporting real-time applications on shared-memory multiprocessor systems with Linux. *IBM Systems Journal*, 47(2):221–236, May 2008.
- [GPB<sup>+</sup>07] Brian Goetz, Tim Peierls, Joshua Bloch, Joseph Bowbeer, David Holmes, and Doug Lea. *Java: Concurrency in Practice*. Addison Wesley, Upper Saddle River, NJ, USA, 2007.
- [Gra02] Jim Gray. Super-servers: Commodity computer clusters pose a software challenge, April 2002. Available: http://research.microsoft.com/en-us/um/people/gray/papers/superservers(4t\_computers).doc [Viewed: June 23, 2004].

[Gri00] Scott Griffen. Internet pioneers: Doug englebart, May 2000. Available: http://www.ibiblio.org/pioneers/englebart.html [Viewed November 28, 2008].

- [Gro01] The Open Group. Single UNIX specification, July 2001. http://www.opengroup.org/onlinepubs/007908799/index.html.
- [Gro07] Dan Grossman. The transactional memory / garbage collection analogy. In OOPSLA '07: Proceedings of the 22nd annual ACM SIG-PLAN conference on Object oriented programming systems and applications, pages 695–706, Montreal, Quebec, Canada, October 2007. ACM. Available: http://www.cs.washington.edu/homes/djg/papers/analogy\_oopsla07.pdf [Viewed December 19, 2008].
- [GRY12] Alexey Gotsman, Noam Rinetzky, and Hongseok Yang. Verifying highly concurrent algorithms with grace (extended version), July 2012. http://software.imdea.org/~gotsman/papers/recyclingesop13-ext.pdf.
- [GT90] Gary Graunke and Shreekant Thakkar. Synchronization algorithms for shared-memory multiprocessors. *IEEE Computer*, 23(6):60–69, June 1990.
- [Hac17] Robert Hackett. IBM sets sight on quantum computing, March 2017. http://fortune.com/2017/03/06/ibm-quantum-computer/.
- [Har15] Derrick Harris. Quantum computing research carries on at Google and NASA, September 2015. http://fortune.com/2015/09/28/google-nasa-quantum-computer/.
- [HCS+05] Lorin Hochstein, Jeff Carver, Forrest Shull, Sima Asgari, and Victor Basili. Parallel programmer productivity: A case study of novice parallel programmers. In *SC '05: Proceedings of the 2005 ACM/IEEE conference on Supercomputing*, page 35, Seattle, WA, USA, 2005. IEEE Computer Society.
- [Hei27] W. Heisenberg. Über den anschaulichen Inhalt der quantentheoretischen Kinematik und Mechanik. *Zeitschrift für Physik*, 43(3-4):172–198, 1927. English translation in "Quantum theory and measurement" by Wheeler and Zurek.
- [Her90] Maurice P. Herlihy. A methodology for implementing highly concurrent data structures. In *Proceedings of the 2nd ACM SIGPLAN Symposium on Principles and Practice of Parallel Programming*, pages 197–206, Seattle, WA, USA, March 1990.
- [Her91] Maurice Herlihy. Wait-free synchronization. *ACM TOPLAS*, 13(1):124–149, January 1991.
- [Her93] Maurice Herlihy. A methodology for implementing highly concurrent data objects. *ACM Transactions on Programming Languages and Systems*, 15(5):745–770, November 1993.
- [Her05] Maurice Herlihy. The transactional manifesto: software engineering and non-blocking synchronization. In *PLDI '05: Proceedings of the 2005 ACM SIGPLAN conference on Programming language design and implementation*, pages 280–280, Chicago, IL, USA, 2005. ACM Press.
- [Her14] Pedro Hernandez. Microsoft's Station Q delves into quantum computing, July 2014. http://www.eweek.com/servers/google-developing-quantum-computing-chip.html.

[Her16] Pedro Hernandez. Microsoft plans to build a quantum computer, November 2016. http://www.eweek.com/servers/microsoft-plans-to-build-a-quantum-computer.html.

- [HHK<sup>+</sup>13] A. Haas, T.A. Henzinger, C.M. Kirsch, M. Lippautz, H. Payer, A. Sezgin, and A. Sokolova. Distributed queues in shared memory—multicore performance and scalability through quantitative relaxation. In *Proc. International Conference on Computing Frontiers*, Ischia, Italy, 2013. ACM.
- [Hig15] Stacey Higginbotham. Goodbye Moore's Law! Intel invests \$50 million into quantum computing partnership, September 2015. http://fortune.com/2015/09/03/intel-quantum-computing/.
- [HKLP12] Andreas Haas, Christoph M. Kirsch, Michael Lippautz, and Hannes Payer. How FIFO is your concurrent FIFO queue? In *Proceedings of the Workshop on Relaxing Synchronization for Multicore and Manycore Scalability*, Tucson, AZ USA, October 2012.
- [HL86] Frederick S. Hillier and Gerald J. Lieberman. *Introduction to Operations Research*. Holden-Day, 1986.
- [HLM02] Maurice Herlihy, Victor Luchangco, and Mark Moir. The repeat offender problem: A mechanism for supporting dynamic-sized, lock-free data structures. In *Proceedings of 16<sup>th</sup> International Symposium on Distributed Computing*, pages 339–353, Toulouse, France, October 2002.
- [HLM03] Maurice Herlihy, Victor Luchangco, and Mark Moir. Obstruction-free synchronization: Double-ended queues as an example. In *Proceedings of the 23<sup>rd</sup> IEEE International Conference on Distributed Computing Systems (ICDCS)*, pages 73–82, Providence, RI, May 2003. The Institute of Electrical and Electronics Engineers, Inc.
- [HM93] Maurice Herlihy and J. Eliot B. Moss. Transactional memory: Architectural support for lock-free data structures. In *ISCA '93: Proceeding of the 20<sup>th</sup> Annual International Symposium on Computer Architecture*, pages 289–300, San Diego, CA, USA, May 1993.
- [HMB06] Thomas E. Hart, Paul E. McKenney, and Angela Demke Brown. Making lockless synchronization fast: Performance implications of memory reclamation. In 20<sup>th</sup> IEEE International Parallel and Distributed Processing Symposium, Rhodes, Greece, April 2006. Available: http://www.rdrop.com/users/paulmck/RCU/hart\_ipdps06.pdf [Viewed April 28, 2008].
- [HMBW07] Thomas E. Hart, Paul E. McKenney, Angela Demke Brown, and Jonathan Walpole. Performance of memory reclamation for lockless synchronization. *J. Parallel Distrib. Comput.*, 67(12):1270–1285, 2007.
- [HMDZ06] David Howells, Paul E. McKenney, Will Deacon, and Peter Zijlstra. Linux kernel memory barriers, March 2006. https://www.kernel.org/doc/Documentation/memory-barriers.txt.
- [Hoa74] C. A. R. Hoare. Monitors: An operating system structuring concept. *Communications of the ACM*, 17(10):549–557, October 1974.
- [Hol03] Gerard J. Holzmann. *The Spin Model Checker: Primer and Reference Manual*. Addison-Wesley, Boston, MA, USA, 2003.
- [HOS89] James P. Hennessy, Damian L. Osisek, and Joseph W. Seigh II. Passive serialization in a multitasking environment. Technical Report US Patent 4,809,168 (lapsed), US Patent and Trademark Office, Washington, DC, February 1989.

[How12] Phil Howard. Extending Relativistic Programming to Multiple Writers. PhD thesis, Portland State University, 2012.

- [HP95] John L. Hennessy and David A. Patterson. *Computer Architecture: A Quantitative Approach*. Morgan Kaufman, 1995.
- [HP11] John L. Hennessy and David A. Patterson. *Computer Architecture, Fifth Edition: A Quantitative Approach.* Morgan Kaufman, 2011.
- [Hra13] Adam Hraška. Read-copy-update for helenos. Master's thesis, Charles University in Prague, Faculty of Mathematics and Physics, Department of Distributed and Dependable Systems, 2013.
- [HS08] Maurice Herlihy and Nir Shavit. *The Art of Multiprocessor Programming*. Morgan Kaufmann, Burlington, MA, USA, 2008.
- [HW90] Maurice P. Herlihy and Jeannette M. Wing. Linearizability: a correctness condition for concurrent objects. *ACM Trans. Program. Lang. Syst.*, 12(3):463–492, July 1990.
- [HW92] Wilson C. Hsieh and William E. Weihl. Scalable reader-writer locks for parallel systems. In *Proceedings of the 6<sup>th</sup> International Parallel Processing Symposium*, pages 216–230, Beverly Hills, CA, USA, March 1992.
- [HW09] Shai Haim and Toby Walsh. Restart strategy selection using machine learning techniques. Technical report, Cornell University Library, July 2009. https://arxiv.org/pdf/0907.5032v1.pdf.
- [HW11] Philip W. Howard and Jonathan Walpole. A relativistic enhancement to software transactional memory. In *Proceedings of the 3rd USENIX conference on Hot topics in parallelism*, HotPar'11, pages 1–6, Berkeley, CA, 2011. USENIX Association.
- [HW13] Philip W. Howard and Jonathan Walpole. Relativistic red-black trees. *Concurrency and Computation: Practice and Experience*, pages n/a–n/a, 2013.
- [IBM80] IBM. Josephson computer technology: an IBM research project. *IBM J. Res. Dev.*, 24(2), 1980.
- [IBM94] IBM Microelectronics and Motorola. *PowerPC Microprocessor Family: The Programming Environments*, 1994.
- [IBM16] IBM Research. Ibm q: Building the first universal quantum computers for business and science, May 2016. http://research.ibm.com/ibm-q/.
- [Ima17] Imagination Technologies, LTD. MIPS®Architecture For Programmers Volume II-A: The MIPS64®Instruction Set Reference Manual, 2017. https://imgtec.com/?do-download=4302.
- [Inm85] Jack Inman. Implementing loosely coupled functions on tightly coupled engines. In *USENIX Conference Proceedings*, pages 277–298, Portland, OR, June 1985. USENIX Association.
- [Inm07] Bill Inmon. Time value of information, January 2007. URL: http://www.b-eye-network.com/view/3365.
- [Int92] International Standards Organization. Information Technology Database Language SQL. ISO, 1992. Available: http://www.contrib.andrew.cmu.edu/~shadow/sql/sql1992.txt [Viewed September 19, 2008].
- [Int02a] Intel Corporation. Intel Itanium Architecture Software Developer's Manual Volume 3: Instruction Set Reference, 2002.

[Int02b] Intel Corporation. *Intel Itanium Architecture Software Developer's Manual Volume 3: System Architecture*, 2002.

- [Int04a] Intel Corporation. IA-32 Intel Architecture Software Developer's Manual Volume 2B: Instruction Set Reference, N-Z, 2004. Available: ftp://download.intel.com/design/Pentium4/manuals/25366714.pdf [Viewed: February 16, 2005].
- [Int04b] Intel Corporation. IA-32 Intel Architecture Software Developer's Manual Volume 3: System Programming Guide, 2004. Available: ftp://download. intel.com/design/Pentium4/manuals/25366814.pdf [Viewed: February 16, 2005].
- [Int04c] International Business Machines Corporation. z/Architecture principles of operation, May 2004. Available: http://publibz.boulder.ibm.com/epubs/pdf/dz9zr003.pdf [Viewed: February 16, 2005].
- [Int07] Intel Corporation. Intel 64 Architecture Memory Ordering White Paper, 2007. Available: http://developer.intel.com/products/processor/manuals/318147.pdf [Viewed: September 7, 2007].
- [Int11] Intel Corporation. Intel 64 and IA-32 Architectures Software Developer's Manual, Volume 3A: System Programming Guide, Part 1, 2011. Available: http: //www.intel.com/Assets/PDF/manual/253668.pdf [Viewed: February 12, 2011].
- [Jac88] Van Jacobson. Congestion avoidance and control. In *SIGCOMM* '88, pages 314–329, August 1988.
- [Jac93] Van Jacobson. Avoid read-side locking via delayed free, September 1993. private communication.
- [Jac08] Daniel Jackson. MapReduce course, January 2008. Available: https://sites.google.com/site/mriap2008/[Viewed January 3, 2013].
- [Jef14] Alan Jeffrey. Jmm revision status, July 2014. http://mail.openjdk.java.net/pipermail/jmm-dev/2014-July/000072.html.
- [JMRR02] Benedict Joseph Jackson, Paul E. McKenney, Ramakrishnan Rajamony, and Ronald Lynn Rockhold. Scalable interruptible queue locks for shared-memory multiprocessor. US Patent 6,473,819, US Patent and Trademark Office, Washington, DC, October 2002.
- [Joh77] Stephen Johnson. Lint, a C program checker, December 1977. Computer Science Technical Report 65, Bell Laboratories.
- [Joh95] Aju John. Dynamic vnodes design and implementation. In *USENIX Winter 1995*, pages 11–23, New Orleans, LA, January 1995. USENIX Association. Available: https://www.usenix.org/publications/library/proceedings/neworl/full\_papers/john.a [Viewed October 1, 2010].
- [Jon11] Dave Jones. Trinity: A system call fuzzer. In *Proceedings of the 13<sup>th</sup> Ottawa Linux Symposium*, pages ???–???, Ottawa, Canada, June 2011.
- [Jon17a] Brad Jones. D-Wave sold its first 2,000-qubit quantum annealer to a cybersecurity firm, January 2017. http://www.digitaltrends.com/computing/d-wave-2000q-launch/.
- [Jon17b] Brad Jones. IBM plans to build the first commercially available universal quantum computer, March 2017. http://www.digitaltrends.com/computing/ibm-q-universal-quantum-computer/.

[Jon17c] Brad Jones. It's the 1940s again: IBM's scott crowder on the infancy of quantum computers, March 2017. https://www.yahoo.com/tech/1940s-again-ibm-scott-crowder-101551620.html.

- [JSG12] Christian Jacobi, Timothy Slegel, and Dan Greiner. Transactional memory architecture and implementation for IBM System z, December 2012. The 45<sup>th</sup> Annual IEEE/ACM International Symposium on MicroArchitecture, URL: http://www.microarch.org/micro45/talks-posters/3-jacobi-presentation.pdf.
- [Kaa15] Frans Kaashoek. Parallel computing and the os. In SOSP History Day, October 2015.
- [KCH+06] Sanjeev Kumar, Michael Chu, Christopher J. Hughes, Partha Kumar, and Anthony Nguyen. Hybrid transactional memory. In Proceedings of the ACM SIGPLAN 2006 Symposium on Principles and Practice of Parallel Programming, New York, New York, United States, 2006. ACM SIGPLAN. http: //princeton.kumarbhope.com/papers/PPoPP06/ppopp06.pdf.
- [KD07] Jakub Kurzak and Jack Dongarra. Implementation of mixed precision in solving systems of linear equations on the cell processor. *Concurrency Computat.: Pract. Exper.*, 19:1371–1385, 2007.
- [KDH<sup>+</sup>11] Kamran Karimi, Neil G. Dickson, Firas Hamze, M.H.S. Amin, Marshall Drew-Brook, Fabian A. Chudak, Paul I. Bunyk, William G. Macready, and Geordie Rose. Investigating the performance of an adiabatic quantum optimization processor. Technical report, Cornell University Library, January 2011. https://arxiv.org/pdf/1006.4147.pdf.
- [Kel17] Michael J. Kelly. How might the manufacturability of the hard-ware at device level impact on exascale computing?, 2017. URL: https://openparallel.com/multicore-world-2017/program-2017/abstracts2017/.
- [Ker17] Sean Michael Kerner. IBM expands quantum computing efforts with new API, March 2017. http://www.eweek.com/cloud/ibm-expands-quantum-computing-efforts.html.
- [KFC11] KFC. Memristor processor solves mazes, March 2011. http://www.technologyreview.com/blog/arxiv/26467/.
- [Kis14] Jan Kiszka. Real-time virtualization how crazy are we? In *Linux Plumbers Conference*, Duesseldorf, Germany, October 2014. URL: http://www.linuxplumbersconf.org/2014/ocw/sessions/1935.
- [KL80] H. T. Kung and P. Lehman. Concurrent manipulation of binary search trees. *ACM Transactions on Database Systems*, 5(3):354–382, September 1980.
- [KLP12] Christoph M. Kirsch, Michael Lippautz, and Hannes Payer. Fast and scalable k-fifo queues. Technical Report 2012-04, University of Salzburg, Salzburg, Austria, June 2012.
- [KM06] Vivien M. Kendon and William J. Munro. Entanglement and its role in shor's algorithm. *Quantum Info. Comput.*, 6(7):630–640, November 2006.
- [Kni08] John U. Knickerbocker. 3D chip technology. *IBM Journal of Research and Development*, 52(6), November 2008. URL: http://www.research.ibm.com/journal/rd52-6.html [Link to each article is broken as of November 2016; Available via http://ieeexplore.ieee.org/xpl/tocresult.jsp?isnumber=5388557].

[Kni17a] Will Knight. Ibm raises the bar with a 50-qubit quantum computer, November 2017. https://www.technologyreview.com/s/609451/ibm-raises-the-bar-with-a-50-qubit-quantum-computer/.

- [Kni17b] Will Knight. New twists in the road to quantum supremacy, October 2017. https://www.technologyreview.com/s/609193/new-twists-in-the-road-to-quantum-supremacy/.
- [Knu73] Donald Knuth. *The Art of Computer Programming*. Addison-Wesley, 1973.
- [KS08] Daniel Kroening and Ofer Strichman. *Decision Procedures: An Algorithmic Point of View*. Springer Publishing Company, Incorporated, 1 edition, 2008.
- [KS17a] Michalis Kokologiannakis and Konstantinos Sagonas. Stateless model checking of the linux kernel's hierarchical read-copy update (Tree RCU). Technical report, National Technical University of Athens, January 2017. https://github.com/michalis-/rcu/blob/master/rcupaper.pdf.
- [KS17b] Michalis Kokologiannakis and Konstantinos Sagonas. Stateless model checking of the Linux kernel's hierarchical read-copy-update (Tree RCU). In Proceedings of International SPIN Symposium on Model Checking of Software, SPIN 2017, New York, NY, USA, July 2017. ACM.
- [KWS97] Leonidas Kontothanassis, Robert W. Wisniewski, and Michael L. Scott. Scheduler-conscious synchronization. ACM Transactions on Computer Systems, 15(1):3–40, February 1997.
- [KYG+07] Jens Koch, Terri M. Yu, Jay Gambetta, A. A. Houck, D. I. Schuster, J. Majer, Alexandre Blais, M. H. Devoret, S. M. Girvin, and R. J. Schoelkopf. Chargeinsensitive qubit design derived from the cooper pair box. *Phys. Rev. A*, 76:042319, Oct 2007.
- [LA94] Beng-Hong Lim and Anant Agarwal. Reactive synchronization algorithms for multiprocessors. In *Proceedings of the sixth international conference on Architectural support for programming languages and operating systems*, ASPLOS VI, pages 25–35, San Jose, California, USA, October 1994. ACM. URL: http://groups.csail.mit.edu/cag/pub/papers/pdf/reactive.pdf.
- [Lam74] Leslie Lamport. A new solution of Dijkstra's concurrent programming problem. *Communications of the ACM*, 17(8):453–455, August 1974.
- [Lan61] R. Landauer. Irreversibility and heat generation in the computing process. *IBM J. Res. Dev.*, 5(3):183–191, July 1961.
- [Lea97] Doug Lea. Concurrent Programming in Java: Design Principles and Patterns. Addison Wesley Longman, Reading, MA, USA, 1997.
- [Lee16] Chris Lee. How IBM's new five-qubit universal quantum computer works, May 2016. https://arstechnica.com/science/2016/05/how-ibms-new-five-qubit-universal-quantum-computer-works/.
- [Lee17] Chris Lee. The route to high-speed quantum computing is paved with error, April 2017. https://arstechnica.com/science/2017/04/the-route-to-high-speed-quantum-computing-is-paved-with-error/.
- [LHF05] Michael Lyons, Bill Hay, and Brad Frey. PowerPC storage model and AIX programming, November 2005. http://www.ibm.com/developerworks/systems/articles/powerpc.html.

[Lis88] Barbara Liskov. Distributed programming in Argus. *Commun. ACM*, 31(3):300–312, 1988.

- [LLO09] Yossi Lev, Victor Luchangco, and Marek Olszewski. Scalable reader-writer locks. In SPAA '09: Proceedings of the twenty-first annual symposium on Parallelism in algorithms and architectures, pages 101–110, Calgary, AB, Canada, 2009. ACM.
- [LLS13] Yujie Liu, Victor Luchangco, and Michael Spear. Mindicators: A scalable approach to quiescence. In *Proceedings of the 2013 IEEE 33rd International Conference on Distributed Computing Systems*, ICDCS '13, pages 206–215, Washington, DC, USA, 2013. IEEE Computer Society.
- [LMKM16] Lihao Liang, Paul E. McKenney, Daniel Kroening, and Tom Melham. Verification of the tree-based hierarchical read-copy update in the Linux kernel. Technical report, Cornell University Library, October 2016. https://arxiv.org/abs/1610.03052.
- [Loc02] Doug Locke. Priority inheritance: The real story, July 2002. URL: http://www.linuxdevices.com/articles/AT5698775833.html[broken, November 2016], page capture available at http://www.math.unipd.it/%7Etullio/SCD/2007/Materiale/Locke.pdf.
- [Lom77] D. B. Lomet. Process structuring, synchronization, and recovery using atomic actions. *SIGSOFT Softw. Eng. Notes*, 2(2):128–137, 1977. URL: http://portal.acm.org/citation.cfm?id=808319#.
- [LPS+14] T. Lanting, A. J. Przybysz, A. Yu. Smirnov, F. M. Spedalieri, M. H. Amin, A. J. Berkley, R. Harris, F. Altomare, S. Boixo, P. Bunyk, N. Dickson, C. Enderud, J. P. Hilton, E. Hoskinson, M. W. Johnson, E. Ladizinsky, N. Ladizinsky, R. Neufeld, T. Oh, I. Perminov, C. Rich, M. C. Thom, E. Tolkacheva, S. Uchaikin, A. B. Wilson, and G. Rose. Entanglement in a quantum annealing processor. *Phys. Rev. X*, 4:021041, May 2014.
- [LR80] Butler W. Lampson and David D. Redell. Experience with processes and monitors in Mesa. *Communications of the ACM*, 23(2):105–117, 1980.
- [LS86] Vladimir Lanin and Dennis Shasha. A symmetric concurrent b-tree algorithm. In *ACM '86: Proceedings of 1986 ACM Fall joint computer conference*, pages 380–389, Dallas, Texas, United States, 1986. IEEE Computer Society Press.
- [LS11] Yujie Liu and Michael Spear. Toxic transactions. In *TRANSACT 2011*, San Jose, CA, USA, June 2011. ACM SIGPLAN.
- [LSLK14] Carl Leonardsson, Kostis Sagonas, Truc Nguyen Lam, and Michalis Kokologiannakis. Nidhugg, July 2014. https://github.com/nidhugg/nidhugg.
- [LZC14] Ran Liu, Heng Zhang, and Haibo Chen. Scalable read-mostly synchronization using passive reader-writer locks. In 2014 USENIX Annual Technical Conference (USENIX ATC 14), pages 219–230, Philadelphia, PA, June 2014. USENIX Association.
- [MAK+01] Paul E. McKenney, Jonathan Appavoo, Andi Kleen, Orran Krieger, Rusty Russell, Dipankar Sarma, and Maneesh Soni. Read-copy update. In *Ottawa Linux Symposium*, July 2001. URL: https://www.kernel.org/doc/ols/2001/read-copy.pdf, http://www.rdrop.com/users/paulmck/RCU/rclock\_OLS.2001.05.01c.pdf.

[Mal10] Sharad Malik. SAT solvers: A condensed history, March 2010. http://www.cs.princeton.edu/courses/archive/spring10/cos598D/SharadMalikCOS598d.pdf.

- [Mar17] Luc Maraget. Aarch64 model vs. hardware, May 2017. http://pauillac.inria.fr/~maranget/cats7/model-aarch64/specific.html.
- [Mas92] H. Massalin. Synthesis: An Efficient Implementation of Fundamental Operating System Services. PhD thesis, Columbia University, New York, NY, 1992.
- [Mat13] Norm Matloff. Programming on Parallel Machines. University of California, Davis, Davis, CA, USA, 2013.
- [MBM+06] Kevin E. Moore, Jayaram Bobba, Michelle J. Moravan, Mark D. Hill, and David A. Wood. LogTM: Log-based transactional memory. In Proceedings of the 12<sup>th</sup> Annual International Symposium on High Performance Computer Architecture (HPCA-12), Austin, Texas, United States, 2006. IEEE. Available: http://www.cs.wisc.edu/multifacet/papers/ hpca06\_logtm.pdf [Viewed December 21, 2006].
- [MBWW12] Paul E. McKenney, Silas Boyd-Wickizer, and Jonathan Walpole. RCU usage in the linux kernel: One decade later, September 2012. Technical report paulmck.2012.09.17, http://rdrop.com/users/paulmck/techreports/survey.2012.09.17a.pdf.
- [McK90a] Paul E. McKenney. Stochastic fairness queuing. In *IEEE INFO-COM'90 Proceedings*, pages 733–740, San Francisco, June 1990. The Institute of Electrical and Electronics Engineers, Inc. Revision available: http://www.rdrop.com/users/paulmck/scalability/paper/sfq.2002.06.04.pdf [Viewed May 26, 2008].
- [McK90b] Paul E. McKenney. Stochastic fairness queuing. Technical Report ITSTD-7186-PA-89-11, SRI International, Menlo Park, CA, March 1990. To appear in INFOCOM'90.
- [McK91] Paul E. McKenney. Stochastic fairness queuing. *Internetworking: Theory and Experience*, 2:113–131, 1991.
- [McK95] Paul E. McKenney. Differential profiling. In *MASCOTS 1995*, pages 237–241, Toronto, Canada, January 1995.
- [McK96a] Paul E. McKenney. Pattern Languages of Program Design, volume 2, chapter 31: Selecting Locking Designs for Parallel Programs, pages 501-531. Addison-Wesley, June 1996. Available: http://www.rdrop.com/users/paulmck/scalability/paper/mutexdesignpat.pdf [Viewed February 17, 2005].
- [McK96b] Paul E. McKenney. Selecting locking primitives for parallel programs. *Communications of the ACM*, 39(10):75–82, October 1996.
- [McK99] Paul E. McKenney. Differential profiling. *Software Practice and Experience*, 29(3):219–234, 1999.
- [McK03] Paul E. McKenney. Using RCU in the Linux 2.5 kernel. *Linux Journal*, 1(114):18-26, October 2003. Available: http://www.linuxjournal.com/article/6993 [Viewed November 14, 2007].

[McK04] Paul E. McKenney. Exploiting Deferred Destruction: An Analysis of Read-Copy-Update Techniques in Operating System Kernels. PhD thesis, OGI School of Science and Engineering at Oregon Health and Sciences University, 2004.

- [McK05a] Paul E. McKenney. Memory ordering in modern microprocessors, part I. *Linux Journal*, 1(136):52-57, August 2005. Available: http://www.linuxjournal.com/article/8211 http://www.rdrop.com/users/paulmck/scalability/paper/ordering.2007.09.19a.pdf [Viewed November 30, 2007].
- [McK05b] Paul E. McKenney. Memory ordering in modern microprocessors, part II. Linux Journal, 1(137):78-82, September 2005. Available: http://www.linuxjournal.com/article/8212 http://www.rdrop.com/users/paulmck/scalability/paper/ordering.2007.09.19a.pdf [Viewed November 30, 2007].
- [McK05c] Paul E. McKenney. A realtime preemption overview, August 2005. URL: http://lwn.net/Articles/146861/.
- [McK06] Paul E. McKenney. Sleepable RCU, October 2006. Available: http://lwn.net/Articles/202847/ Revised: http://www.rdrop.com/users/paulmck/RCU/srcu.2007.01.14a.pdf [Viewed August 21, 2006].
- [McK07a] Paul E. McKenney. The design of preemptible read-copy-update, October 2007. Available: http://lwn.net/Articles/253651/ [Viewed October 25, 2007].
- [McK07b] Paul E. McKenney. [PATCH] QRCU with lockless fastpath, February 2007. Available: http://lkml.org/lkml/2007/2/25/18 [Viewed March 27, 2008].
- [McK07c] Paul E. McKenney. Priority-boosting RCU read-side critical sections, February 2007. http://lwn.net/Articles/220677/.
- [McK07d] Paul E. McKenney. RCU and unloadable modules, January 2007. Available: http://lwn.net/Articles/217484/ [Viewed November 22, 2007].
- [McK07e] Paul E. McKenney. Using Promela and Spin to verify parallel algorithms, August 2007. Available: http://lwn.net/Articles/243851/ [Viewed September 8, 2007].
- [McK07f] Paul E. McKenney. What is RCU?, 07 2007. Available: http://www.rdrop.com/users/paulmck/RCU/whatisRCU.html [Viewed July 6, 2007].
- [McK08a] Paul E. McKenney. Hierarchical RCU, November 2008. http://lwn.net/Articles/305782/.
- [McK08b] Paul E. McKenney. RCU part 3: the RCU API, January 2008. Available: http://lwn.net/Articles/264090/ [Viewed January 10, 2008].
- [McK08c] Paul E. McKenney. What is RCU? part 2: Usage, January 2008. Available: http://lwn.net/Articles/263130/ [Viewed January 4, 2008].
- [McK09a] Paul E. McKenney. Re: [PATCH fyi] RCU: the bloatwatch edition, January 2009. Available: http://lkml.org/lkml/2009/1/14/449 [Viewed January 15, 2009].

[McK09b] Paul E. McKenney. Transactional memory everywhere?, September 2009. http://paulmck.livejournal.com/tag/transactional% 20memory%20everywhere.

- [McK11a] Paul E. McKenney. 3.0 and RCU: what went wrong, July 2011. http://lwn.net/Articles/453002/.
- [McK11b] Paul E. McKenney. Concurrent code and expensive instructions, January 2011. Available: http://lwn.net/Articles/423994 [Viewed January 28, 2011].
- [McK11c] Paul E. McKenney. Validating memory barriers and atomic instructions, December 2011. http://lwn.net/Articles/470681/.
- [McK11d] Paul E. McKenney. Verifying parallel software: Can theory meet practice?, January 2011. http://www.rdrop.com/users/paulmck/scalability/paper/VericoTheoryPractice.2011.01.28a.pdf.
- [McK12a] Paul E. McKenney. Making RCU safe for battery-powered devices, February 2012. Available: http://www.rdrop.com/users/paulmck/RCU/RCUdynticks.2012.02.15b.pdf [Viewed March 1, 2012].
- [McK12b] Paul E. McKenney. Retrofitted parallelism considered grossly sub-optimal. In 4<sup>th</sup> USENIX Workshop on Hot Topics on Parallelism, page 7, Berkeley, CA, USA, June 2012.
- [McK12c] Paul E. McKenney. Signed overflow optimization hazards in the kernel, August 2012. http://lwn.net/Articles/511259/.
- [McK13] Paul E. McKenney. Structured deferral: synchronization via procrastination. *Commun. ACM*, 56(7):40–49, July 2013.
- [McK14a] Paul E. McKenney. *Is Parallel Programming Hard, And, If So, What Can You Do About It? (First Edition)*. kernel.org, Corvallis, OR, USA, 2014.
- [McK14b] Paul E. McKenney. N4037: Non-transactional implementation of atomic tree move, May 2014. http://www.open-std.org/jtc1/sc22/wg21/docs/papers/2014/n4037.pdf.
- [McK14c] Paul E. McKenney. Proper care and feeding of return values from rcu\_dereference(), February 2014. https://www.kernel.org/doc/Documentation/RCU/rcu\_dereference.txt.
- [McK14d] Paul E. McKenney. The RCU API, 2014 edition, September 2014. http://lwn.net/Articles/609904/.
- [McK14e] Paul E. McKenney. Recent read-mostly research, November 2014. http://lwn.net/Articles/619355/.
- [McK15a] Paul E. McKenney. Formal verification and Linux-kernel concurrency. In Compositional Verification Methods for Next-Generation Concurrency, Dagstuhl Seminar Proceedings, Dagstuhl, Germany, 2015. Schloss Dagstuhl -Leibniz-Zentrum fuer Informatik, Germany.
- [McK15b] Paul E. McKenney. Practical experience with formal verification tools. In Verified Trustworthy Software Systems Specialist Meeting. The Royal Society, April 2015. http://www.rdrop.com/users/paulmck/scalability/paper/Validation.2016.04.06e.SpecMtg.pdf.
- [McK15c] Paul E. McKenney. RCU requirements part 2 parallelism and software engineering, August 2015. http://lwn.net/Articles/652677/.

[McK15d] Paul E. McKenney. RCU requirements part 3, August 2015. http://lwn.net/Articles/653326/.

- [McK15e] Paul E. McKenney. Requirements for RCU part 1: the fundamentals, July 2015. http://lwn.net/Articles/652156/.
- [McK17] Paul E. McKenney. Verification challenge 6: Linux-kernel Tree RCU, June 2017. https://paulmck.livejournal.com/46993.html.
- [MCM02] Paul E. McKenney, Kevin A. Closson, and Raghupathi Malige. Lingering locks with fairness control for multi-node computer systems. US Patent 6,480,918, US Patent and Trademark Office, Washington, DC, November 2002.
- [MCS91] John M. Mellor-Crummey and Michael L. Scott. Algorithms for scalable synchronization on shared-memory multiprocessors. *Transactions of Computer Systems*, 9(1):21–65, February 1991.
- [MD92] Paul E. McKenney and Ken F. Dove. Efficient demultiplexing of incoming tcp packets. In *SIGCOMM '92, Proceedings of the Conference on Communications Architecture & Protocols*, pages 269–279, Baltimore, MD, August 1992. Association for Computing Machinery.
- [MDJ13a] Paul E. McKenney, Mathieu Desnoyers, and Lai Jiangshan. URCU-protected hash tables, November 2013. http://lwn.net/Articles/573431/.
- [MDJ13b] Paul E. McKenney, Mathieu Desnoyers, and Lai Jiangshan. URCU-protected queues and stacks, November 2013. https://lwn.net/Articles/573433/.
- [MDJ13c] Paul E. McKenney, Mathieu Desnoyers, and Lai Jiangshan. User-space RCU, November 2013. https://lwn.net/Articles/573424/.
- [MDR16a] Paul E. McKenney, Will Deacon, and Luis R. Rodriguez. Semantics of MMIO mapping attributes across architectures, August 2016. https://lwn.net/Articles/698014/.
- [MDR16b] Paul E. McKenney, Will Deacon, and Luis R. Rodriguez. Semantics of MMIO mapping attributes across architectures, August 2016. https://lwn.net/Articles/698014/.
- [Mer11] Rick Merritt. IBM plants transactional memory in CPU, August 2011. EE Times http://www.eetimes.com/electronics-news/4218914/IBM-plants-transactional-memory-in-CPU.
- [Met99] Panagiotis Takis Metaxas. Fast dithering on a data-parallel computer. In *Proceedings of the IASTED International Conference on Parallel and Distributed Computing and Systems*, pages 570–576, Cambridge, MA, USA, 1999. IASTED.
- [MG92] Paul E. McKenney and Gary Graunke. Efficient buffer allocation on shared-memory multiprocessors. In *IEEE Workshop on the Architecture and Implementation of High Performance Communication Subsystems*, pages 194–199, Tucson, AZ, February 1992. The Institute of Electrical and Electronics Engineers, Inc.
- [MGM<sup>+</sup>09] Paul E. McKenney, Manish Gupta, Maged M. Michael, Phil Howard, Joshua Triplett, and Jonathan Walpole. Is parallel programming hard, and if so, why? Technical Report TR-09-02, Portland State University, Portland, OR, USA, February 2009. Available: http://www.cs.pdx.edu/pdfs/tr0902.pdf [Viewed February 19, 2009].

[MHS12] Milo M. K. Martin, Mark D. Hill, and Daniel J. Sorin. Why on-chip coherence is here to stay. *Communications of the ACM*, 55(7):78–89, July 2012.

- [Mic03] Maged M. Michael. Cas-based lock-free algorithm for shared deques. In Harald Kosch, László Böszörményi, and Hermann Hellwagner, editors, *Euro-Par*, volume 2790 of *Lecture Notes in Computer Science*, pages 651–660. Springer, 2003.
- [Mic04] Maged M. Michael. Hazard pointers: Safe memory reclamation for lock-free objects. *IEEE Transactions on Parallel and Distributed Systems*, 15(6):491–504, June 2004.
- [Mil06] David S. Miller. Re: [PATCH, RFC] RCU: OOM avoidance and lower latency, January 2006. Available: https://lkml.org/lkml/2006/1/7/22 [Viewed February 29, 2012].
- [MJST16] Paul E. McKenney, Alan Jeffrey, Ali Sezgin, and Tony Tye. Out-of-thinair execution is vacuous, July 2016. http://www.open-std.org/jtc1/ sc22/wg21/docs/papers/2016/p0422r0.html.
- [MK88] Marshall Kirk McKusick and Michael J. Karels. Design of a general purpose memory allocator for the 4.3BSD UNIX kernel. In *USENIX Conference Proceedings*, Berkeley CA, June 1988.
- [MKM12] Yandong Mao, Eddie Kohler, and Robert Tappan Morris. Cache craftiness for fast multicore key-value storage. In *Proceedings of the 7th ACM European Conference on Computer Systems*, EuroSys '12, pages 183–196, Bern, Switzerland, 2012. ACM.
- [MKS+13] H. J. Mamin, M. Kim1, M. H. Sherwood, C. T. Rettner, K. Ohno, D. D. Awschalom, and D. Rugar. Nanoscale nuclear magnetic resonance with a nitrogen-vacancy spin sensor. *Science*, 339:557–560, February 2013.
- [ML82] Udi Manber and Richard E. Ladner. Concurrency control in a dynamic search structure. Technical Report 82-01-01, Department of Computer Science, University of Washington, Seattle, Washington, January 1982.
- [ML84] Udi Manber and Richard E. Ladner. Concurrency control in a dynamic search structure. *ACM Transactions on Database Systems*, 9(3):439–455, September 1984.
- [MLH94] Peter Magnusson, Anders Landin, and Erik Hagersten. Efficient software synchronization on large cache coherent multiprocessors. Technical Report T94:07, Swedish Institute of Computer Science, Kista, Sweden, February 1994.
- [MM00] Ingo Molnar and David S. Miller. brlock, March 2000. URL: http://kernel.nic.funet.fi/pub/linux/kernel/v2.3/patch-html/patch-2.3.49/linux\_include\_linux\_brlock.h.html.
- [MMTW10] Paul E. McKenney, Maged M. Michael, Josh Triplett, and Jonathan Walpole. Why the grass may not be greener on the other side: a comparison of locking vs. transactional memory. *ACM Operating Systems Review*, 44(3), July 2010.
- [MMW07] Paul E. McKenney, Maged Michael, and Jonathan Walpole. Why the grass may not be greener on the other side: A comparison of locking vs. transactional memory. In *Programming Languages and Operating Systems*, pages 1–5, Stevenson, Washington, USA, October 2007. ACM SIGOPS.

[MOF92] Olivier Martin, Steve W Otto, and Edward W Felten. Large-step markov chains for the tsp incorporating local search heuristics. *Open Res. Lett.*, 11(4):219–224, May 1992.

- [Mol05] Ingo Molnar. Index of /pub/linux/kernel/projects/rt, February 2005. URL: http://www.kernel.org/pub/linux/kernel/projects/rt/.
- [Mol06] Ingo Molnar. Lightweight robust futexes, March 2006. Available: http://lxr.linux.no/#linux+v2.6.39/Documentation/robust-futexes.txt [Viewed May 22, 2011].
- [Moo03] Gordon Moore. No exponential is forever–but we can delay forever. In *IBM Academy of Technology 2003 Annual Meeting*, San Francisco, CA, October 2003.
- [MOZ09] Nicholas Mc Guire, Peter Odhiambo Okech, and Qingguo Zhou. Analysis of inherent randomness of the linux kernel. In *Eleventh Real Time Linux Workshop*, Dresden, Germany, September 2009.
- [MP15a] Paul E. McKenney and Aravinda Prasad. Recent read-mostly research in 2015, December 2015. http://lwn.net/Articles/667593/.
- [MP15b] Paul E. McKenney and Aravinda Prasad. Some more details on read-log-update, December 2015. https://lwn.net/Articles/667720/.
- [MPA+06] Paul E. McKenney, Chris Purcell, Algae, Ben Schumin, Gaius Cornelius, Qwertyus, Neil Conway, Sbw, Blainster, Canis Rufus, Zoicon5, Anome, and Hal Eisen. Read-copy update, July 2006. http://en.wikipedia.org/wiki/Read-copy-update.
- [MPI08] MPI Forum. Message passing interface forum, September 2008. Available: http://www.mpi-forum.org/[Viewed September 9, 2008].
- [MR08] Paul E. McKenney and Steven Rostedt. Integrating and validating dynticks and preemptable RCU, April 2008. Available: http://lwn.net/Articles/279077/ [Viewed April 24, 2008].
- [MRP+17] Paul E. McKenney, Torvald Riegel, Jeff Preshing, Hans Boehm, Clark Nelson, Olivier Giroux, Lawrence Crowl, JF Bastian, and Michael Wong. Marking memory order consume dependency chains, February 2017. http://www. open-std.org/jtc1/sc22/wg21/docs/papers/2017/p0462r1.pdf.
- [MS93] Paul E. McKenney and Jack Slingwine. Efficient kernel memory allocation on shared-memory multiprocessors. In *USENIX Conference Proceedings*, pages 295–306, Berkeley CA, February 1993. USENIX Association. Available: http://www.rdrop.com/users/paulmck/scalability/paper/mpalloc.pdf [Viewed January 30, 2005].
- [MS95] Maged M. Michael and Michael L. Scott. Correction of a memory management method for lock-free data structures, December 1995. Technical Report TR599.
- [MS96] M.M Michael and M. L. Scott. Simple, fast, and practical non-blocking and blocking concurrent queue algorithms. In *Proc of the Fifteenth ACM Symposium on Principles of Distributed Computing*, pages 267–275, May 1996. Available: http://www.research.ibm.com/people/m/michael/podc-1996.pdf [Viewed January 26, 2009].

[MS98a] Paul E. McKenney and John D. Slingwine. Read-copy update: Using execution history to solve concurrency problems. In *Parallel and Distributed Computing and Systems*, pages 509–518, Las Vegas, NV, October 1998.

- [MS98b] Maged M. Michael and Michael L. Scott. Nonblocking algorithms and preemption-safe locking on multiprogrammed shared memory multiprocessors. *J. Parallel Distrib. Comput.*, 51(1):1–26, 1998.
- [MS01] Paul E. McKenney and Dipankar Sarma. Read-copy update mutual exclusion in Linux, February 2001. Available: http://lse.sourceforge.net/locking/rcu/rcupdate\_doc.html [Viewed October 18, 2004].
- [MS08] MySQL AB and Sun Microsystems. MySQL Downloads, November 2008. Available: http://dev.mysql.com/downloads/ [Viewed November 26, 2008].
- [MS09] Paul E. McKenney and Raul Silvera. Example power implementation for c/c++ memory model, February 2009. Available: http://www.rdrop.com/users/paulmck/scalability/paper/N2745r.2009.02.27a.html [Viewed: April 5, 2009].
- [MS12] Alexander Matveev and Nir Shavit. Towards a fully pessimistic STM model. In TRANSACT 2012, San Jose, CA, USA, February 2012. ACM SIGPLAN.
- [MS14] Paul E. McKenney and Alan Stern. Axiomatic validation of memory barriers and atomic instructions, August 2014. http://lwn.net/Articles/608550/.
- [MSA+02] Paul E. McKenney, Dipankar Sarma, Andrea Arcangeli, Andi Kleen, Orran Krieger, and Rusty Russell. Read-copy update. In *Ottawa Linux Symposium*, pages 338–367, June 2002. Available: http://www.linux.org.uk/~ajh/ols2002\_proceedings.pdf.gz [Viewed June 23, 2004].
- [MSFM15] Alexander Matveev, Nir Shavit, Pascal Felber, and Patrick Marlier. Readlog-update: A lightweight synchronization mechanism for concurrent programming. In *Proceedings of the 25th Symposium on Operating Systems Principles*, SOSP '15, pages 168–183, Monterey, California, 2015. ACM.
- [MSK01] Paul E. McKenney, Jack Slingwine, and Phil Krueger. Experience with an efficient parallel kernel memory allocator. *Software Practice and Experience*, 31(3):235–257, March 2001.
- [MSM05] Timothy G. Mattson, Beverly A. Sanders, and Berna L. Massingill. *Patterns for Parallel Programming*. Addison Wesley, Boston, MA, USA, 2005.
- [MSS04] Paul E. McKenney, Dipankar Sarma, and Maneesh Soni. Scaling dcache with RCU. *Linux Journal*, 1(118):38–46, January 2004.
- [MT01] Jose F. Martinez and Josep Torrellas. Speculative locks for concurrent execution of critical sections in shared-memory multiprocessors. In Workshop on Memory Performance Issues, International Symposium on Computer Architecture, Gothenburg, Sweden, June 2001. Available: http://iacoma.cs.uiuc.edu/iacoma-papers/wmpi\_locks.pdf [Viewed June 23, 2004].
- [MT02] Jose F. Martinez and Josep Torrellas. Speculative synchronization: Applying thread-level speculation to explicitly parallel applications. In *Proceedings of the 10<sup>th</sup> International Conference on Architectural Support for Programming Languages and Operating Systems*, pages 18–29, San Jose, CA, October 2002.

[Mud01] Trevor Mudge. POWER: A first-class architectural design constraint. *IEEE Computer*, 34(4):52–58, April 2001.

- [Mus04] Museum Victoria Australia. CSIRAC: Australia's first computer, 2004. URL: http://museumvictoria.com.au/csirac/.
- [MW07] Paul E. McKenney and Jonathan Walpole. What is RCU, fundamentally?, December 2007. Available: http://lwn.net/Articles/262464/ [Viewed December 27, 2007].
- [MW13] Catherine C. McGeoch and Cong Wang. Experimental evaluation of an adiabiatic quantum system for combinatorial optimization. In *Proceedings of the ACM International Conference on Computing Frontiers*, CF '13, pages 23:1–23:11, Ischia, Italy, 2013. ACM.
- [MWB<sup>+</sup>17] Paul E. McKenney, Michael Wong, Hans Boehm, Jens Maurer, Jeffrey Yasskin, and JF Bastien. P0190R4: Proposal for new memory\_order\_consume definition, July 2017. http://www.open-std.org/jtc1/sc22/wg21/docs/papers/2017/p0190r4.pdf.
- [Mye79] Glenford J. Myers. *The Art of Software Testing*. Wiley, 1979.
- [MZ09] Sharad Malik and Lintao Zhang. Boolean satisfiability from theoretical hardness to practical success. *Commun. ACM*, 52(8):76–82, August 2009.
- [MZH<sup>+</sup>15] Robert McConnell, Hao Zhang, Jiazhong Hu, Senka Ćuk, and Vladan Vuletić. Entanglement with negative Wigner function of almost 3,000 atoms heralded by one photon. *Nature*, 519:439–442, 2015.
- [Nes06a] Oleg Nesterov. Re: [patch] cpufreq: mark cpufreq\_tsc() as core\_initcall\_sync, November 2006. Available: http://lkml.org/lkml/2006/11/19/69 [Viewed May 28, 2007].
- [Nes06b] Oleg Nesterov. Re: [rfc, patch 1/2] qrcu: "quick" srcu implementation, November 2006. Available: http://lkml.org/lkml/2006/11/29/330 [Viewed November 26, 2008].
- [NVi17a] NVidia. Accelerated computing training, January 2017. https://developer.nvidia.com/accelerated-computing-training.
- [NVi17b] NVidia. Existing university courses, January 2017. https://developer.nvidia.com/educators/existing-courses.
- [ON06] Robert Olsson and Stefan Nilsson. TRASH: A dynamic LC-trie and hash data structure, August 2006. http://www.nada.kth.se/~snilsson/publications/TRASH/trash.pdf.
- [ONH<sup>+</sup>96] Kunle Olukotun, Basem A. Nayfeh, Lance Hammond, Ken Wilson, and Kunyung Chang. The case for a single-chip multiprocessor. In *ASPLOS VII*, Cambridge, MA, USA, October 1996.
- [Ope97] Open Group. The single UNIX specification, version 2: Threads, 1997. Available: http://www.opengroup.org/onlinepubs/007908799/xsh/threads.html [Viewed September 19, 2008].
- [oST01] National Institute of Standards and Technology. Bose-einstein condensate: A new form of matter, October 2001. https://www.nist.gov/news-events/news/2001/10/bose-einstein-condensate-new-form-matter.

[Ove53] Albert W. Overhauser. Polarization of nuclei in metals. *Phys. Rev.*, 92, Oct 1953.

- [PAB+95] Calton Pu, Tito Autrey, Andrew Black, Charles Consel, Crispin Cowan, Jon Inouye, Lakshmi Kethana, Jonathan Walpole, and Ke Zhang. Optimistic incremental specialization: Streamlining a commercial operating system. In 15<sup>th</sup> ACM Symposium on Operating Systems Principles (SOSP'95), pages 314–321, Copper Mountain, CO, December 1995.
- [Pal17] Jason Palmer. Cue bits: Why all eyes are on quantum computers, March 2017. http://www.economist.com/technology-quarterly/2017-03-09/quantum-devices.
- [Pat10] David Patterson. The trouble with multicore. *IEEE Spectrum*, 2010:28–32, 52–53, July 2010.
- [Pet06] Jeremy Peters. From reuters, automatic trading linked to news events, December 2006. URL: http://www.nytimes.com/2006/12/11/technology/11reuters.html?ei=5088&en=e5e9416415a9eeb2&ex=1323493200.
- [Pig06] Nick Piggin. [patch 3/3] radix-tree: RCU lockless readside, June 2006. Available: http://lkml.org/lkml/2006/6/20/238 [Viewed March 25, 2008].
- [Pik17] Fedor G. Pikus. Read, copy, update... Then what?, September 2017. https://www.youtube.com/watch?v=rxQ5K91o034.
- [Pod10] Andrej Podzimek. Read-copy-update for opensolaris. Master's thesis, Charles University in Prague, 2010. Available: https://andrej.podzimek.org/thesis.pdf [Viewed January 31, 2011].
- [Pok16] Michael Pokorny. The deadlock empire, February 2016. https://deadlockempire.github.io/.
- [Pos08] PostgreSQL Global Development Group. PostgreSQL, November 2008. Available: http://www.postgresql.org/[Viewed November 26, 2008].
- [PSB+11] Hanhee Paik, D. I. Schuster, Lev S. Bishop, G. Kirchmair, G. Catelani, A. P. Sears, B. R. Johnson, M. J. Reagor, L. Frunzio, L. I. Glazman, S. M. Girvin, M. H. Devoret, and R. J. Schoelkopf. Observation of high coherence in josephson junction qubits measured in a three-dimensional circuit qed architecture. *Phys. Rev. Lett.*, 107:240501, Dec 2011.
- [Pug90] William Pugh. Concurrent maintenance of skip lists. Technical Report CS-TR-2222.1, Institute of Advanced Computer Science Studies, Department of Computer Science, University of Maryland, College Park, Maryland, June 1990.
- [Pug00] William Pugh. Reordering on an Alpha processor, 2000. Available: https://www.cs.umd.edu/~pugh/java/memoryModel/AlphaReordering.html [Viewed: June 23, 2004].
- [Pul00] Geoffrey K. Pullum. How Dr. Seuss would prove the halting problem undecidable. *Mathematics Magazine*, 73(4):319–320, 2000. http://www.lel.ed.ac.uk/~gpullum/loopsnoop.html.
- [PW07] Donald E. Porter and Emmett Witchel. Lessons from large transactional systems, December 2007. Personal communication <20071214220521.GA5721@olive-green.cs.utexas.edu>.

[Ray99] Eric S. Raymond. The Cathedral and the Bazaar: Musings on Linux and Open Source by an Accidental Revolutionary. O'Reilly, 1999.

- [RC15] Pedro Ramalhete and Andreia Correia. Poor man's rcu, August 2015. https://github.com/pramalhe/ConcurrencyFreaks/blob/master/papers/poormanurcu-2015.pdf.
- [RD12] Ravi Rajwar and Martin Dixon. Intel transactional synchronization extensions, September 2012. Intel Developer Forum (IDF) 2012 ARCS004.
- [Reg10] John Regehr. A guide to undefined behavior in c and c++, part 1, July 2010. http://blog.regehr.org/archives/213.
- [Rei07] James Reinders. *Intel Threading Building Blocks*. O'Reilly, Sebastopol, CA, USA, 2007.
- [RG01] Ravi Rajwar and James R. Goodman. Speculative lock elision: Enabling highly concurrent multithreaded execution. In *Proceedings of the 34<sup>th</sup> Annual ACM/IEEE International Symposium on Microarchitecture*, pages 294–305, Austin, TX, December 2001. The Institute of Electrical and Electronics Engineers, Inc.
- [RG02] Ravi Rajwar and James R. Goodman. Transactional lock-free execution of lock-based programs. In *Proceedings of the 10<sup>th</sup> International Conference on Architectural Support for Programming Languages and Operating Systems*, pages 5–17, Austin, TX, October 2002.
- [RGP+12] Chad Rigetti, Jay M. Gambetta, Stefano Poletto, B. L. T. Plourde, Jerry M. Chow, A. D. Córcoles, John A. Smolin, Seth T. Merkel, J. R. Rozen, George A. Keefe, Mary B. Rothwell, Mark B. Ketchen, and M. Steffen. Superconducting qubit in a waveguide cavity with a coherence time approaching 0.1 ms. *Phys. Rev. B*, 86:100506, Sep 2012.
- [RH02] Zoran Radović and Erik Hagersten. Efficient synchronization for nonuniform communication architectures. In *Proceedings of the 2002 ACM/IEEE Conference on Supercomputing*, pages 1–13, Baltimore, Maryland, USA, November 2002. The Institute of Electrical and Electronics Engineers, Inc.
- [RH03] Zoran Radović and Erik Hagersten. Hierarchical backoff locks for nonuniform communication architectures. In *Proceedings of the Ninth International Symposium on High Performance Computer Architecture (HPCA-9)*, pages 241–252, Anaheim, California, USA, February 2003.
- [RH17] Geoff Romer and Andrew Hunter. An RAII interface for deferred reclamation, February 2017. Available: http://www.open-std.org/jtc1/sc22/wg21/docs/papers/2017/p0561r0.html [Viewed May 29, 2017].
- [RHP+07] Chistopher J. Rossbach, Owen S. Hofmann, Donald E. Porter, Hany E. Ramadan, Aditya Bhandari, and Emmett Witchel. TxLinux: Using and managing hardware transactional memory in an operating system. In SOSP'07: Twenty-First ACM Symposium on Operating Systems Principles, Stevenson, WA, USA, October 2007. ACM SIGOPS. Available: http://www.sosp2007.org/papers/sosp056-rossbach.pdf [Viewed October 21, 2007].
- [RK17] Zohar Ringel and Dmitry L. Kovrizhin. Quantized gravitational responses, the sign problem, and quantum complexity. *Science Advances*, 3(9):8, September 2017.

[Ros06] Steven Rostedt. Lightweight PI-futexes, June 2006. Available: http://lxr.linux.no/#linux+v2.6.39/Documentation/pi-futex.txt [Viewed May 22, 2011].

- [Ros10a] Steven Rostedt. tracing: Harry Potter and the Deathly Macros, December 2010. Available: http://lwn.net/Articles/418710/ [Viewed: August 28, 2011].
- [Ros10b] Steven Rostedt. Using the TRACE\_EVENT() macro (part 1), March 2010. Available: http://lwn.net/Articles/379903/ [Viewed: August 28, 2011].
- [Ros10c] Steven Rostedt. Using the TRACE\_EVENT() macro (part 2), March 2010. Available: http://lwn.net/Articles/381064/ [Viewed: August 28, 2011].
- [Ros10d] Steven Rostedt. Using the TRACE\_EVENT() macro (part 3), April 2010. Available: http://lwn.net/Articles/383362/ [Viewed: August 28, 2011].
- [Ros11] Steven Rostedt. lockdep: How to read its cryptic output, September 2011. http://www.linuxplumbersconf.org/2011/ocw/sessions/153.
- [Roy17a] Lance Roy. rcutorture: Add CBMC-based formal verification for SRCU, January 2017. URL: https://www.spinics.net/lists/kernel/msg2421833.html.
- [Roy17b] Royal Swedish Academy of Sciences. Press release: The Nobel Prize in Chemistry 2017: Cool microscope technology revolutionises biochemistry, October 2017. Coolmicroscopetechnologyrevolutionisesbiochemistry.
- [RSB+97] Rajeev Rastogi, S. Seshadri, Philip Bohannon, Dennis W. Leinbaugh, Abraham Silberschatz, and S. Sudarshan. Logical and physical versioning in main memory databases. In *Proceedings of the 23rd International Conference on Very Large Data Bases*, VLDB '97, pages 86–95, San Francisco, CA, USA, August 1997. Morgan Kaufmann Publishers Inc.
- [RTY<sup>+</sup>87] Richard Rashid, Avadis Tevanian, Michael Young, David Golub, Robert Baron, David Black, William Bolosky, and Jonathan Chew. Machine-independent virtual memory management for paged uniprocessor and multiprocessor architectures. In 2<sup>nd</sup> Symposium on Architectural Support for Programming Languages and Operating Systems, pages 31–39, Palo Alto, CA, October 1987. Association for Computing Machinery. Available: http://www.cse.ucsc.edu/~randal/221/rashid-machvm.pdf [Viewed February 17, 2005].
- [Rus00a] Rusty Russell. Re: modular net drivers, June 2000. Available: http://oss.sgi.com/projects/netdev/archive/2000-06/msg00250.html [Viewed April 10, 2006].
- [Rus00b] Rusty Russell. Re: modular net drivers, June 2000. Available: http://oss.sgi.com/projects/netdev/archive/2000-06/msg00254.html [Viewed April 10, 2006].
- [Rus03] Rusty Russell. Hanging out with smart people: or... things I learned being a kernel monkey, July 2003. 2003 Ottawa Linux Symposium Keynote http://ozlabs.org/~rusty/ols-2003-keynote/ols-keynote-2003.html.

[RWJ+14] Troels F. Rønnow, Zhihui Wang, Joshua Job, Sergio Boixo, Sergei V. Isakov, David Wecker, John M. Martinis, Daniel A. Lidar, and Matthias Troyer. Defining and detecting quantum speedup. *Science*, 345:420–424, July 2014.

- [SAH+03] Craig A. N. Soules, Jonathan Appavoo, Kevin Hui, Dilma Da Silva, Gregory R. Ganger, Orran Krieger, Michael Stumm, Robert W. Wisniewski, Marc Auslander, Michael Ostrowski, Bryan Rosenburg, and Jimi Xenidis. System support for online reconfiguration. In *Proceedings of the 2003 USENIX Annual Technical Conference*, pages 141–154, San Antonio, Texas, USA, June 2003. USENIX Association.
- [San14] Daniel Thomas Sank. Fast, Accurate State Measurement in Superconducting Qubits. PhD thesis, University of California Santa Barbara, 2014.
- [SATG+09] Tatiana Shpeisman, Ali-Reza Adl-Tabatabai, Robert Geva, Yang Ni, and Adam Welc. Towards transactional memory semantics for c++. In SPAA '09: Proceedings of the twenty-first annual symposium on Parallelism in algorithms and architectures, pages 49–58, Calgary, AB, Canada, 2009. ACM.
- [Sch35] E. Schrödinger. Die gegenwärtige Situation in der Quantenmechanik. *Naturwissenschaften*, 23:807–812; 823–828; 844–949, November 1935. English translation: http://www.tuhh.de/rzt/rzt/it/QM/cat.html.
- [Sch94] Curt Schimmel. UNIX Systems for Modern Architectures: Symmetric Multiprocessing and Caching for Kernel Programmers. Addison-Wesley Longman Publishing Co., Inc., Boston, MA, USA, 1994.
- [Sco06] Michael Scott. *Programming Language Pragmatics*. Morgan Kaufmann, Burlington, MA, USA, 2006.
- [Sco13] Michael L. Scott. *Shared-Memory Synchronization*. Morgan & Claypool, San Rafael, CA, USA, 2013.
- [Sel14a] Alex Selby. D-wave: comment on comparison with classical computers, June 2014. http://www.archduke.org/stuff/d-wave-comment-on-comparison-with-classical-computers/.
- [Sel14b] Alex Selby. Harder qubo instances on a chimera graph, 2014. http://www.archduke.org/stuff/d-wave-comment-on-comparison-with-classical-computers/harder-qubo-instances-on-a-chimera-graph/.
- [Seq88] Sequent Computer Systems, Inc. Guide to Parallel Programming, 1988.
- [Sew] Peter Sewell. The semantics of multiprocessor programs. Available: http://www.cl.cam.ac.uk/~pes20/weakmemory/[Viewed: June 7, 2010].
- [Sey12] Justin Seyster. Runtime Verification of Kernel-Level Concurrency Using Compiler-Based Instrumentation. PhD thesis, Stony Brook University, 2012.
- [SF95] Janice M. Stone and Robert P. Fitzgerald. Storage in the PowerPC. *IEEE Micro*, 15(2):50–58, April 1995.
- [Sha11] Nir Shavit. Data structures in the multicore age. *Commun. ACM*, 54(3):76–84, March 2011.
- [Sha16] Agam Shah. D-Wave will ship a 2,000-qubit quantum computer next year, September 2016. http://www.pcworld.com/article/3122452/hardware/d-wave-will-ship-a-2000-qubit-quantum-computer-next-year.html.

[Sha17] Agam Shah. IBM Q's radical 50-qubit quantum computer will push computing to new frontiers, March 2017. http://www.pcworld.com/article/3176853/hardware/ibms-new-q-program-to-include-a-50-qubit-quantum-computer.html.

- [She06] Gautham R. Shenoy. [patch 4/5] lock\_cpu\_hotplug: Redesign lightweight implementation of lock\_cpu\_hotplug, October 2006. Available: http://lkml.org/lkml/2006/10/26/73 [Viewed January 26, 2009].
- [SHK+08] J. A. Schreier, A. A. Houck, Jens Koch, D. I. Schuster, B. R. Johnson, J. M. Chow, J. M. Gambetta, J. Majer, L. Frunzio, M. H. Devoret, S. M. Girvin, and R. J. Schoelkopf. Suppressing charge noise decoherence in superconducting charge qubits. *Phys. Rev. B*, 77:180502, May 2008.
- [Sho97] Peter W. Shor. Polynomial-time algorithms for prime factorization and discrete logarithms on a quantum computer. *SIAM J. Comput.*, 26(5):1484–1509, October 1997.
- [Sho01] Peter W. Shor. Introduction to quantum algorithms. Technical report, Cornell University Library, July 2001. https://arxiv.org/pdf/quant-ph/0005003.pdf.
- [SHW11] Daniel J. Sorin, Mark D. Hill, and David A. Wood. A Primer on Memory Consistency and Cache Coherence. Synthesis Lectures on Computer Architecture. Morgan & Claypool, 2011.
- [Sim17] Tom Simonite. Chemists are first in line for quantum computing's benefits, March 2017. https://www.technologyreview.com/s/603794/chemists-are-first-in-line-for-quantum-computings-benefits/.
- [SM95] John D. Slingwine and Paul E. McKenney. Apparatus and method for achieving reduced overhead mutual exclusion and maintaining coherency in a multi-processor system utilizing execution history and thread monitoring. Technical Report US Patent 5,442,758, US Patent and Trademark Office, Washington, DC, August 1995.
- [SM97] John D. Slingwine and Paul E. McKenney. Method for maintaining data coherency using thread activity summaries in a multicomputer system. Technical Report US Patent 5,608,893, US Patent and Trademark Office, Washington, DC, March 1997.
- [SM98] John D. Slingwine and Paul E. McKenney. Apparatus and method for achieving reduced overhead mutual exclusion and maintaining coherency in a multi-processor system utilizing execution history and thread monitoring. Technical Report US Patent 5,727,209, US Patent and Trademark Office, Washington, DC, March 1998.
- [SM04] Dipankar Sarma and Paul E. McKenney. Making RCU safe for deep sub-millisecond response realtime applications. In *Proceedings of the 2004 USENIX Annual Technical Conference (FREENIX Track)*, pages 182–191, Boston, MA, USA, June 2004. USENIX Association.
- [SM13] Thomas Sewell and Toby Murray. Above and beyond: seL4 noninterference and binary verification, May 2013. https://cps-vo.org/node/7706.
- [Smi15] Richard Smith. Working draft, standard for programming language C++, May 2015. http://www.open-std.org/jtc1/sc22/wg21/docs/papers/2015/n4527.pdf.

[SMS08] Michael Spear, Maged Michael, and Michael Scott. Inevitability mechanisms for software transactional memory. In 3<sup>rd</sup> ACM SIGPLAN Workshop on Transactional Computing, Salt Lake City, Utah, February 2008. ACM. Available: http://www.cs.rochester.edu/u/scott/papers/2008\_TRANSACT\_inevitability.pdf [Viewed January 10, 2009].

- [SNGK17] Dimitrios Siakavaras, Konstantinos Nikas, Georgios Goumas, and Nectarios Koziris. Combining htm and rcu to implement highly efficient balanced binary search trees. In 12<sup>th</sup> ACM SIGPLAN Workshop on Transactional Computing, Austin, TX, USA, February 2017.
- [SPA94] SPARC International. The SPARC Architecture Manual, 1994.
- [Spi77] Keith R. Spitz. Tell which is which and you'll be rich, 1977. Inscription on wall of dungeon.
- [Spr01] Manfred Spraul. Re: RFC: patch to allow lock-free traversal of lists with insertion, October 2001. URL: http://lkml.iu.edu/hypermail/linux/kernel/0110.1/0410.html.
- [Spr08] Manfred Spraul. [RFC, PATCH] state machine based rcu, August 2008. Available: http://lkml.org/lkml/2008/8/21/336 [Viewed December 8, 2008].
- [SR84] Z. Segall and L. Rudolf. Dynamic decentralized cache schemes for MIMD parallel processors. In 11<sup>th</sup> Annual International Symposium on Computer Architecture, pages 340–347, June 1984.
- [SRK\*11] Justin Seyster, Prabakar Radhakrishnan, Samriti Katoch, Abhinav Duggal, Scott D. Stoller, and Erez Zadok. Redflag: a framework for analysis of kernel-level concurrency. In *Proceedings of the 11th international conference on Algorithms and architectures for parallel processing Volume Part I*, ICA3PP'11, pages 66–79, Melbourne, Australia, 2011. Springer-Verlag.
- [SRL90a] L. Sha, R. Rajkumar, and J. P. Lehoczky. Priority inheritance protocols: An approach to real-time synchronization. *IEEE Trans. Comput.*, 39(9):1175–1185, 1990.
- [SRL90b] Lui Sha, Ragunathan Rajkumar, and John P. Lehoczky. Priority inheritance protocols: An approach to real-time synchronization. *IEEE Transactions on Computers*, 39(9):1175–1185, 1990.
- [SS94] Duane Szafron and Jonathan Schaeffer. Experimentally assessing the usability of parallel programming systems. In *IFIP WG10.3 Programming Environments for Massively Parallel Distributed Systems*, pages 19.1–19.7, Monte Verita, Ascona, Switzerland, 1994.
- [SS06] Ori Shalev and Nir Shavit. Split-ordered lists: Lock-free extensible hash tables. *J. ACM*, 53(3):379–405, May 2006.
- [SSA+11] Susmit Sarkar, Peter Sewell, Jade Alglave, Luc Maranget, and Derek Williams. POWER and ARM litmus tests, 2011. https://www.cl.cam.ac.uk/~pes20/ppc-supplemental/test6.pdf.
- [SSHT93] Janice S. Stone, Harold S. Stone, Philip Heidelberger, and John Turek. Multiple reservations and the Oklahoma update. *IEEE Parallel and Distributed Technology Systems and Applications*, 1(4):58–71, November 1993.

[SSRB00] Douglas C. Schmidt, Michael Stal, Hans Rohnert, and Frank Buschmann. Pattern-Oriented Software Architecture Volume 2: Patterns for Concurrent and Networked Objects. Wiley, Chichester, West Sussex, England, 2000.

- [SSS<sup>+</sup>13] Kamyar Saeedi, Stephanie Simmons, Jeff Z. Salvail, Phillip Dluhy, Helge Riemann, Nikolai V. Abrosimov, Peter Becker, Hans-Joachim Pohl, John J. L. Morton, and Mike L. W. Thewalt. Room-temperature quantum bit storage exceeding 39 minutes using ionized donors in silicon-28. *Science*, 342:830–833, November 2013.
- [SSSV14] Seung Woo Shin, Graeme Smith, John A. Smolin, and Umesh Vazirani. How "quantum" is the D-Wave machine? Technical report, Cornell University Library, May 2014. https://arxiv.org/abs/1401.7087v2.
- [SSVM02] S. Swaminathan, John Stultz, Jack Vogel, and Paul E. McKenney. Fairlocks a high performance fair locking scheme. In *Proceedings of the 14<sup>th</sup> IASTED International Conference on Parallel and Distributed Computing and Systems*, pages 246–251, Cambridge, MA, USA, November 2002.
- [ST87] William E. Snaman and David W. Thiel. The VAX/VMS distributed lock manager. *Digital Technical Journal*, 5:29–44, September 1987.
- [ST95] Nir Shavit and Dan Touitou. Software transactional memory. In *Proceedings* of the 14<sup>th</sup> Annual ACM Symposium on Principles of Distributed Computing, pages 204–213, Ottawa, Ontario, Canada, August 1995.
- [Ste92] W. Richard Stevens. *Advanced Programming in the UNIX Environment*. Addison Wesley, 1992.
- [Sut08] Herb Sutter. Effective concurrency, 2008. Series in Dr. Dobbs Journal.
- [Sut13] Adrian Sutton. Concurrent programming with the Disruptor, January 2013. Presentation at Linux.conf.au 2013, URL: https://www.youtube.com/watch?v=ItpT\_vmRHyI.
- [SV14] András Sebő and Jens Vygen. Shorter tours by nicer ears: 7/5-approximation for the graph-tsp, 3/2 for the path version, and 4/3 for two-edge-connected subgraphs. *Combinatorica*, 34(5):597–629, October 2014.
- [SW95] Richard L. Sites and Richard T. Witek. *Alpha AXP Architecture*. Digital Press, second edition, 1995.
- [SZJ12] KC Sivaramakrishnan, Lukasz Ziarek, and Suresh Jagannathan. Eliminating read barriers through procrastination and cleanliness. In *Proceedings of the 2012 International Symposium on Memory Management*, ISMM '12, pages 49–60, Beijing, China, 2012. ACM.
- [Tal07] Nassim Nicholas Taleb. *The Black Swan*. Random House, 2007.
- [TBG16] Kristan Temme, Sergey Bravyi, and Jay M. Gambetta. Error mitigation for short depth quantum circuits. Technical report, Cornell University Library, December 2016. https://arxiv.org/abs/1612.02058.
- [TDV15] Joseph Tassarotti, Derek Dreyer, and Victor Vafeiadis. Verifying read-copyupdate in a logic for weak memory. In *Proceedings of the 2015 Proceedings* of the 36<sup>th</sup> annual ACM SIGPLAN conference on Programming Language Design and Implementation, PLDI '15, pages 110–120, New York, NY, USA, June 2015. ACM.
- [The08] The Open MPI Project. Open MPI, November 2008. Available: http://www.open-mpi.org/software/[Viewed November 26, 2008].

[The11] The Valgrind Developers. Valgrind, November 2011. http://www.valgrind.org/.

- [The12] The OProfile Developers. Oprofile, April 2012. http://oprofile.sourceforge.net.
- [Tim17] John Timmer. Algorithm designer among those honored with the chemistry nobel, October 2017. https://arstechnica.com/science/2017/10/algorithm-designer-among-those-honored-with-the-chemistry-nobel/.
- [TMW11] Josh Triplett, Paul E. McKenney, and Jonathan Walpole. Resizable, scalable, concurrent hash tables via relativistic programming. In *Proceedings of the 2011 USENIX Annual Technical Conference*, pages 145–158, Portland, OR USA, June 2011. The USENIX Association.
- [Tor01] Linus Torvalds. Re: [Lse-tech] Re: RFC: patch to allow lock-free traversal of lists with insertion, October 2001. URL: http://lkml.org/lkml/2001/10/13/105, http://lkml.org/lkml/2001/10/13/82.
- [Tor03] Linus Torvalds. Linux 2.6, August 2003. Available: ftp://kernel.org/pub/linux/kernel/v2.6 [Viewed June 23, 2004].
- [Tra01] Transaction Processing Performance Council. TPC, 2001. Available: http://www.tpc.org/[Viewed December 7, 2008].
- [Tre86] R. K. Treiber. Systems programming: Coping with parallelism, April 1986. RJ 5118.
- [Tri12] Josh Triplett. *Relativistic Causal Ordering: A Memory Model for Scalable Concurrent Data Structures*. PhD thesis, Portland State University, 2012.
- [TS93] Hiroaki Takada and Ken Sakamura. A bounded spin lock algorithm with preemption. Technical Report 93-02, University of Tokyo, Tokyo, Japan, 1993.
- [TS95] H. Takada and K. Sakamura. Real-time scalability of nested spin locks. In Proceedings of the 2nd International Workshop on Real-Time Computing Systems and Applications, RTCSA '95, pages 160–167, Tokyo, Japan, 1995. IEEE Computer Society.
- [Tur37] Alan M. Turing. On computable numbers, with an application to the entscheidungsproblem. In *Proceedings of the London Mathematical Society*, volume 42 of 2, pages 230–265, 1937.
- [TZK<sup>+</sup>13] Stephen Tu, Wenting Zheng, Eddie Kohler, Barbara Liskov, and Samuel Madden. Speedy transactions in multicore in-memory databases. In *Proceedings of the Twenty-Fourth ACM Symposium on Operating Systems Principles*, SOSP '13, pages 18–32, Farminton, Pennsylvania, 2013. ACM.
- [Ung11] David Ungar. Everything you know (about parallel programming) is wrong!: A wild screed about the future. In *Dynamic Languages Symposium 2011*, Portland, OR, USA, October 2011. Invited talk presentation.
- [Uni08a] University of California, Berkeley. BOINC: compute for science, October 2008. Available: http://boinc.berkeley.edu/ [Viewed January 31, 2008].
- [Uni08b] University of California, Berkeley. SETI@HOME, December 2008. Available: http://setiathome.berkeley.edu/[Viewed January 31, 2008].

[Uni10] University of Maryland. Parallel maze solving, November 2010. http://www.cs.umd.edu/class/fall2010/cmsc433/p3/.

- [Val95] John D. Valois. Lock-free linked lists using compare-and-swap. In Proceedings of the Fourteenth Annual ACM Symposium on Principles of Distributed Computing, PODC '95, pages 214–222, Ottowa, Ontario, Canada, 1995. ACM.
- [VBC<sup>+</sup>15] Viktor Vafeiadis, Thibaut Balabonski, Soham Chakraborty, Robin Morisset, and Francesco Zappa Nardelli. Common compiler optimisations are invalid in the c11 memory model and what we can do about it. *SIGPLAN Not.*, 50(1):209–220, January 2015.
- [VGS08] Haris Volos, Neelam Goyal, and Michael M. Swift. Pathological interaction of locks with transactional memory. In 3rd ACM SIGPLAN Workshop on Transactional Computing, Salt Lake City, Utah, USA, February 2008. ACM. Available: http://www.cs.wisc.edu/multifacet/papers/transact08\_txlock.pdf [Viewed September 7, 2009].
- [vHvHLP07] Frank van Harmelen, Frank van Harmelen, Vladimir Lifschitz, and Bruce Porter. *Handbook of Knowledge Representation*. Elsevier Science, San Diego, USA, 2007.
- [Vij15] Jaikumar Vijayan. Google, UC Santa Barbara scientists address quantum memory problem, March 2015. http://www.eweek.com/servers/google-uc-santa-barbara-scientists-address-quantum-memory-problem.html.
- [Viz17] Mike Vizard. Ibm makes quantum computing leap into the cloud, March 2017. http://www.itbusinessedge.com/blogs/it-unmasked/ibm-makes-quantum-computing-leap-into-the-cloud.html.
- [vMF2] Hans van Maaren and John Franco. SAT competitions, 2002-. http://www.satcompetition.org/.
- [Vog09] Werner Vogels. Eventually consistent. *Commun. ACM*, 52:40–44, January 2009.
- [Š11] Jaroslav Ševčík. Safe optimisations for shared-memory concurrent programs. SIGPLAN Not., 46(6):306–316, June 2011.
- [WAH+57] C. S. Wu, E. Ambler, R. W. Hayward, D. D. Hoppes, and R. P. , Hudson. Experimental Test of Parity Conservation in Beta Decay. *Physical Review*, 105:1413–1415, February 1957.
- [wCKH+17] Chin wen Chou, Christoph Kurz, David B. Hume, Philipp N. Plessow, David R. Leibrandt, and Dietrich Leibfried. Preparation and coherent manipulation of pure quantum states of a single molecular ion. *Nature*, 545:203–207, May 2017.
- [Wei63] J. Weizenbaum. Symmetric list processor. *Commun. ACM*, 6(9):524–536, September 1963.
- [Wei12] Frédéric Weisbecker. Interruption timer périodic, 2012. http://www.dailymotion.com/video/xtxtew\_interruption-timer-periodique-frederic-weisbecker-kernel-recipes-12\_tech.
- [Wei13a] Stewart Weiss. Unix lecture notes, May 2013. Available: http://www.compsci.hunter.cuny.edu/~sweiss/course\_materials/unix\_lecture\_notes/[Viewed April 8, 2014].

[Wei13b] Todd R. Weiss. Google launches quantum artificial intelligence lab, May 2013. http://www.eweek.com/cloud/google-launches-quantum-artificial-intelligence-lab.

- [Wik08] Wikipedia. Zilog Z80, 2008. Available: http://en.wikipedia.org/wiki/Z80 [Viewed: December 7, 2008].
- [Wik12] Wikipedia. Labyrinth, January 2012. http://en.wikipedia.org/wiki/Labyrinth.
- [Wik17a] Wikipedia Contributors. AKS primality test, February 2017. https://en.wikipedia.org/wiki/AKS\_primality\_test.
- [Wik17b] Wikipedia Contributors. D-Wave Systems, March 2017. https://en.wikipedia.org/wiki/D-Wave\_Systems.
- [Wik17c] Wikipedia Contributors. Integer factorization, March 2017. https://en.wikipedia.org/wiki/Integer\_factorization.
- [Wik17d] Wikipedia Contributors. Primality test, February 2017. https://en.wikipedia.org/wiki/Primality\_test.
- [Wik17e] Wikipedia Contributors. Shor's algorithm, March 2017. https://en.wikipedia.org/wiki/Shor%27s\_algorithm.
- [Wik17f] Wikipedia Contributors. Transmon, January 2017. https://en.wikipedia.org/w/index.php?title=Transmon.
- [Wik17g] Wikipedia Contributors. Traveling salesman problem, March 2017. https://en.wikipedia.org/wiki/Travelling\_salesman\_problem.
- [Wil12] Anthony Williams. *C++ Concurrency in Action: Practical Multithreading*. Manning, Shelter Island, NY, USA, 2012.
- [WKS94] Robert W. Wisniewski, Leonidas Kontothanassis, and Michael L. Scott. Scalable spin locks for multiprogrammed systems. In 8<sup>th</sup> IEEE Int'l. Parallel Processing Symposium, Cancun, Mexico, April 1994. The Institute of Electrical and Electronics Engineers, Inc.
- [WLB59] Charles E. Weir, Ellis R. Lippincott, and Elmer N. Bunting. Infrared studies in the 1- to 15-micron region to 30,000 atmospheres. *J. Res. Natl. Bur. Stand*, 63(A):55–62, 1959.
- [Woo17a] James Wootton. Introducing the world's first game for a quantum computer, March 2017. https://medium.com/@decodoku/introducing-the-worlds-first-game-for-a-quantum-computer-50640e3c22e4.
- [Woo17b] James Wootton. Quantum battleships: The first multiplayer game for a quantum computer, March 2017. https://medium.com/@decodoku/quantum-battleships-the-first-multiplayer-game-for-a-quantum-computer-e4d600ccb3f3.
- [WTS96] Cai-Dong Wang, Hiroaki Takada, and Ken Sakamura. Priority inheritance spin locks for multiprocessor real-time systems. In *Proceedings of the 2nd International Symposium on Parallel Architectures, Algorithms, and Networks*, ISPAN '96, pages 70–76, Beijing, China, 1996. IEEE Computer Society.
- [xen14] xenomai.org. Xenomai, December 2014. URL: http://xenomai.org/.
- [Xu10] Herbert Xu. bridge: Add core IGMP snooping support, February 2010. Available: http://marc.info/?t=126719855400006&r=1&w=2 [Viewed March 20, 2011].

[YHLR13] Richard M. Yoo, Christopher J. Hughes, Konrad Lai, and Ravi Rajwar. Performance evaluation of Intel<sup>®</sup> Transactional Synchronization Extensions for high-performance computing. In *Proceedings of SC13: International Conference for High Performance Computing, Networking, Storage and Analysis*, SC '13, pages 19:1–19:11, Denver, Colorado, 2013. ACM.

- [Yod04a] Victor Yodaiken. Against priority inheritance, September 2004. Available: http://www.yodaiken.com/papers/inherit.pdf [Viewed May 26, 2007].
- [Yod04b] Victor Yodaiken. Temporal inventory and real-time synchronization in RTLinuxPro, September 2004. URL: http://www.yodaiken.com/papers/ sync.pdf.
- [Zha89] Lixia Zhang. A New Architecture for Packet Switching Network Protocols.PhD thesis, Massachusetts Institute of Technology, July 1989.
- [Zij14] Peter Zijlstra. Another go at speculative page faults, October 2014. https://lkml.org/lkml/2014/10/20/620.
- [ZM02] Lintao Zhang and Sharad Malik. The quest for efficient boolean satisfiability solvers. In *Proceedings of the 14th International Conference on Computer Aided Verification*, CAV '02, pages 17–36, London, UK, UK, 2002. Springer-Verlag.

If I have seen further it is by standing on the shoulders of giants.

Isaac Newton, modernized

## Appendix G

# **Credits**

## G.1 LATEX Advisor

With this release, Akira Yokosawa officially takes on the role of LATEX advisor, a capacity he has been acting in for quite some time. This role perhaps most notably includes the care and feeding of the style guide laid out in Appendix D. This work includes table layout, listings, fonts, rendering of math, acronyms, bibliography formatting, and epigraphs. Akira also perfected the cross-referencing of quick quizzes, allowing easy and exact navigation between quick quizzes and their answers.

This role also includes the build system, which Akira has optimized and made much more user-friendly. His enhancements have included automating response to bibliography changes and automatically determining which source files are present.

#### G.2 Reviewers

- Aaron McKenney (Section 17.5).
- Alan Stern (Chapter 15 and Section 17.5).
- Andy Whitcroft (Section 9.5.2, Section 9.5.4).
- Artem Bityutskiy (Chapter 15, Appendix C).
- Dave Keck (Appendix C).
- David S. Horner (Section 12.1.5).
- Gautham Shenoy (Section 9.5.2, Section 9.5.4).
- Ingo Molnar (Section 17.5).
- James Bottomley (Section 17.5).
- "jarkao2", AKA LWN guest #41960 (Section 9.5.4).
- Jonathan Walpole (Section 9.5.4).

- Josh Triplett (Chapter 12).
- Martine Wedlake (Section 17.5).
- Michael Factor (Section 17.2).
- Mike Fulton (Section 9.5.2).
- Peter Zijlstra (Section 9.5.3).
- Richard Woodruff (Appendix C).
- SeongJae Park (Section 17.5).
- Suparna Bhattacharya (Chapter 12).
- Vara Prasad (Section 12.1.5).

Reviewers whose feedback took the extremely welcome form of a patch are credited in the git logs.

#### **G.3** Machine Owners

A great debt of thanks goes to Martin Bligh, who originated the Advanced Build and Test (ABAT) system at IBM's Linux Technology Center, as well as to Andy Whitcroft, Dustin Kirkland, and many others who extended this system.

Many thanks go also to a great number of machine owners: Andrew Theurer, Andy Whitcroft, Anton Blanchard, Chris McDermott, Cody Schaefer, Darrick Wong, David "Shaggy" Kleikamp, Jon M. Tollefson, Jose R. Santos, Marvin Heffler, Nathan Lynch, Nishanth Aravamudan, Tim Pepper, and Tony Breeds.

516 APPENDIX G. CREDITS

### **G.4** Original Publications

- 1. Section 2.4 ("What Makes Parallel Programming Hard?") on page 13 originally appeared in a Portland State University Technical Report [MGM+09].
- Section 6.5 ("Retrofitted Parallelism Considered Grossly Sub-Optimal") on page 83 originally appeared in 4<sup>th</sup> USENIX Workshop on Hot Topics on Parallelism [McK12b].
- 3. Section 9.5.2 ("RCU Fundamentals") on page 125 originally appeared in Linux Weekly News [MW07].
- 4. Section 9.5.3 ("RCU Usage") on page 131 originally appeared in Linux Weekly News [McK08c].
- Section 9.5.4 ("RCU Linux-Kernel API") on page 141 originally appeared in Linux Weekly News [McK08b].
- Section 9.5.5 ("RCU Related Work") on page 145 originally appeared in Linux Weekly News [McK14e].
- 7. Section 9.5.5 ("RCU Related Work") on page 145 originally appeared in Linux Weekly News [MP15a].
- 8. Chapter 12 ("Formal Verification") on page 191 originally appeared in Linux Weekly News [McK07e, MR08, McK11c].
- 9. Section 12.3 ("Axiomatic Approaches") on page 220 originally appeared in Linux Weekly News [MS14].
- 10. Chapter 15 ("Advanced Synchronization: Memory Ordering") on page 263 originally appeared in the Linux kernel [HMDZ06].
- 11. Chapter 15 ("Advanced Synchronization: Memory Ordering") on page 263 originally appeared in Linux Weekly News [AMM+17a, AMM+17b].
- 12. Section 15.3.2 ("Address- and Data-Dependency Difficulties") on page 285 originally appeared in the Linux kernel [McK14c].
- 13. Appendix 15.4 ("Memory-Barrier Instructions For Specific CPUs") on page 290 originally appeared in Linux Journal [McK05a, McK05b].

### **G.5** Figure Credits

- 1. Figure 3.1 (p 17) by Melissa Broussard.
- 2. Figure 3.2 (p 18) by Melissa Broussard.
- 3. Figure 3.3 (p 18) by Melissa Broussard.
- 4. Figure 3.4 (p 18) by Melissa Broussard.
- 5. Figure 3.5 (p 19) by Melissa Broussard.
- 6. Figure 3.6 (p 20) by Melissa Broussard.
- 7. Figure 3.7 (p 20) by Melissa Broussard.
- 8. Figure 3.8 (p 20) by Melissa Broussard.
- 9. Figure 3.10 (p 23) by Melissa Broussard.
- 10. Figure 5.3 (p 41) by Melissa Broussard.
- 11. Figure 6.1 (p 61) by Kornilios Kourtis.
- 12. Figure 6.2 (p 62) by Melissa Broussard.
- 13. Figure 6.3 (p 62) by Kornilios Kourtis.
- 14. Figure 6.4 (p 65) by Kornilios Kourtis.
- 15. Figure 6.13 (p 75) by Melissa Broussard.
- 16. Figure 6.14 (p 76) by Melissa Broussard.
- 17. Figure 6.15 (p 76) by Melissa Broussard.
- 18. Figure 7.1 (p 92) by Melissa Broussard.
- 19. Figure 7.2 (p 92) by Melissa Broussard.
- 20. Figure 10.11 (p 158) by Melissa Broussard.
- 21. Figure 10.12 (p 159) by Melissa Broussard.
- 22. Figure 11.1 (p 173) by Melissa Broussard.
- 23. Figure 11.2 (p 173) by Melissa Broussard.
- 24. Figure 11.3 (p 178) by Melissa Broussard.
- 25. Figure 11.6 (p 189) by Melissa Broussard.
- 26. Figure 14.1 (p 244) by Melissa Broussard.
- 27. Figure 14.2 (p 244) by Melissa Broussard.
- 28. Figure 14.3 (p 246) by Melissa Broussard.
- 29. Figure 14.10 (p 253) by Melissa Broussard.

G.6. OTHER SUPPORT 517

- 30. Figure 14.11 (p 253) by Melissa Broussard.
- 31. Figure 14.14 (p 255) by Melissa Broussard.
- 32. Figure 14.15 (p 262) by Sarah McKenney.
- 33. Figure 14.16 (p 262) by Sarah McKenney.
- 34. Figure 15.2 (p 264) by Melissa Broussard.
- 35. Figure 15.5 (p 270) by Akira Yokosawa.
- 36. Figure 15.14 (p 294) by Melissa Brossard.
- 37. Figure 16.2 (p 301) by Melissa Broussard.
- 38. Figure 17.1 (p 303) by Melissa Broussard.
- 39. Figure 17.2 (p 304) by Melissa Broussard.
- 40. Figure 17.3 (p 304) by Melissa Broussard.
- 41. Figure 17.4 (p 305) by Melissa Broussard.
- 42. Figure 17.8 (p 316) by Melissa Broussard.
- 43. Figure 17.9 (p 317) by Melissa Broussard.
- 44. Figure 17.10 (p 317) by Melissa Broussard.
- 45. Figure 17.11 (p 318) by Melissa Broussard.
- 46. Figure A.2 (p 346) by Melissa Broussard.
- 47. Figure E.2 (p 413) by Kornilios Kourtis.

Figure 9.23 was adapted from Fedor Pikus's "When to use RCU" slide [Pik17].

## **G.6** Other Support

We owe thanks to many CPU architects for patiently explaining the instruction- and memory-reordering features of their CPUs, particularly Wayne Cardoza, Ed Silha, Anton Blanchard, Tim Slegel, Juergen Probst, Ingo Adlung, Ravi Arimilli, Cathy May, Derek Williams, H. Peter Anvin, Andy Glew, Leonid Yegoshin, Richard Grisenthwaite, and Will Deacon. Wayne deserves special thanks for his patience in explaining Alpha's reordering of dependent loads, a lesson that Paul resisted quite strenuously!

Portions of this material are based upon work supported by the National Science Foundation under Grant No. CNS-0719851.