module type S = sig .. end
sig
end
0..n-1
include Sig.I
val make : int -> t
int -> t
make
create
add_vertex
remove_vertex